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1.1 The ALICE experiment
ALICE (A Large Ion Collider Experiment[1]) is an experiment running at the CERN LHC
and dedicated to the study of strongly-interacting matter and in particular to the study of
the properties of the Quark-Gluon Plasma (QGP), which is produced by colliding beams
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of heavy ions (Pb). Heavy ions allow in fact for a sufficiently high energy deposition
due to simultaneous interaction of a large number of nucleons, condition which is not
achievable using proton beams. Proton-proton and proton-nucleus collisions are also part
of the program of the ALICE experiment as they provide a reference for heavy ion data.
The ALICE apparatus (fig. 1.1) consists of a central barrel, covering mid-rapidity (|η| <
0.9), complemented by several detectors at high rapidity.
Figure 1.1: Layout of the ALICE apparatus
The central system is installed inside a large solenoidal magnet (length 12 m, radius
5 m), originally designed for the L3 experiment at LEP, which generates a magnetic field
B ∼ 0.5 T. The central system includes, from the beam line to the outside, the ALICE
vertex detector (Inner Tracking System or ITS), the main tracking system of the exper-
iment (Time-Projection Chamber or TPC), a transition radiation detector for electron
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identification (Transition-Radiation Chamber or TRD) and a particle identification array
(Time-Of-Flight or TOF). The central system is complemented by two other detectors:
an array of ring-imaging Cherenkov detectors (|η| ≤ 0.6, 57.6◦ azimuthal coverage) for
the identification of high-momentum particles (High-Momentum Particle Identification
Detector or HMPID) and an electromagnetic calorimeter (|η| ≤ 0.12, 100◦ azimuthal cov-
erage) consisting of arrays of high-density crystals (PHoton Spectrometer or PHOS).
The large rapidity systems include a muon spectrometer (−4.0 ≤ η ≤ −2.4), a pho-
ton counting detector (Photon Multiplicity Detector or PMD, on the opposite side with
respect to the muon spectrometer), an ensemble of multiplicity detectors (Forward Mul-
tiplicity Detector or FMD) covering the large rapidity range (up to η = 5.1).
A system of scintillators and quartz counters (T0 and V0) provides fast trigger signals,
while two sets of neutron and hadronic calorimeters, located at |η| = 0◦ and 115 m away
from the interaction vertex on the muon spectrometer side measure the impact parameter
(Zero-Degree Calorimeter or ZDC).
1.2 The ALICE upgrade
During the first three years of data taking (two years of Pb-Pb running and one year p-Pb
run), the ALICE experiment has demonstrated good detection capabilities, confirming the
results obtained by other experiments at CERN SPS and at BNL RHIC in the past decade.
For many years the QGP was expected to be a weakly-interacting gas, where quarks and
gluons would travel for very long distances before to interact. Heavy-ion experiments, as
well as ALICE, suggested, instead, that the QGP is a strongly-coupled plasma with very
short mean free path, which exhibits the properties of a liquid more than those of a gas.
Despite the important results obtained by ALICE, there are still some important frontiers
for which the present ALICE apparatus is not yet fully optimized. ALICE is therefore
preparing major upgrades of its subdetectors[2][3] to be completed before the second Long
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Shutdown (LS2), which is foreseen in the years 2018-1019.
The upgrades will include:
 A new beampipe with smaller diameter;
 A new, high-resolution, low-material Inner Tracking System (ITS). This will allow
for an improvement by a factor of about 3 on the resolution of the distance of closest
approach between a track and the primary vertex;
 Upgrade of the Time projection Chamber (TPC), consisting of the replacement of
the wire chambers with Gas Electron Multiplier (GEM) detectors and new pipelined
read-out electronics. This is needed to make the readout of the TPC dead-time free;
 A new Muon Forward Telescope (MFT) to add vertexing capabilities to the current
Muon Spectrometer;
 Upgrade of the read-out electronics of the Transition Radiation Detector (TRD),
Time Of Flight (TOF) and Muon Spectrometer for high rate operation;
 Upgrade of the forward trigger detectors;
 Upgrade on the online systems and oine reconstruction and analysis framework.
In addition, these upgrades are designed to cope with an increase in luminosity up
to 6 × 1027 cm−2 s−1, which corresponds to an interaction rate of about 50 kHz after
LS2. It is foreseen to accumulate more than 10 nb−1 of Pb-Pb collisions, increasing the
statistics of two orders by magnitude for those measurements characterized by a very
small signal-to-background ratio (un-triggered runnings), and by one order of magnitude
for those measurements based on rare triggers. In general the ALICE upgrade for the
central barrel detectors will improve the vertexing and tracking capabilities especially at
very low tranverse momenta, where the performance of the apparatus is not yet compatible
with the physics programme after LS2.
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1.3 Physics Objectives after LS2
The new program of measurements after the LS2[5] will focus on heavy-flavour hadrons,
quarkonia and low-mass dileptons at low transverse momenta. New measurements on jets
and their constituents will be also performed as they provide important information for
the characterisation of the QGP.
In the following, the heavy-flavour measurements which will benefit from the largerly
improved tracking and read-out rate capabilities of the new ITS are discussed.
Heavy-flavour particles are important probes of the QGP due to the fact that they carry
important information related to the interaction history. The two main studies related to
the heavy-flavour interactions with the QGP medium are:
 Thermalisation of charm and beauty in the QGP. This is possible by measuring the
baryon/meson ratio for charm (Λc/D) and for beauty (Λb/B) and the azimuthal
anisotropy coefficient v2 for charm mesons and baryons. At low momentum the
azimuthal anisotropy can be studied via the elliptic flow, which provides the most
direct evidence of the collective hydrodynamical behaviour of the medium. In this
respect, the new ITS will have a significant impact on the following measurements:
 Dmesons, including theDs, down to very low transverse momenta (pT < 1 GeV/c).
 Charm and beauty baryons, Λc and Λb. The former will be measured, for the
first time, through the decay Λc −→ pK−pi+. The latter, measured through the
decay Λb −→ Λc +X, will be also accessible for the first time.
 Baryon/meson ratios for charm (Λc/D) and for beauty (Λb /B) as a consequence
of the improvement on the two previous measurements.
 The elliptic flow of charmed and beauty mesons and baryons down to very low
transverse momenta (pT < 1 GeV/c).
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 In-medium energy loss of the high momentum partons in terms of the nuclear modi-
fication factor (RAA) as a function of pT of the open heavy flavours. The energy loss
can also be measured via the semi-leptonic decay channel. The new ITS will signif-
icantly improve or make accessible for the first time the following measurements in
Pb-Pb collisions:
 Measurement of beauty via the decay channels B −→ D+X, D0 −→ Kpi (acces-
sible for the first time).
 Significant improvement of the measurement of beauty via displaced J/ψ
e−→ e
down to zero pT).
 Measurement of single displaced electrons.
In addition also low-mass dielectrons will be addressed::
 Thermal radiation from the QGP via virtual photons.
 In-medium modifications of the hadronic spectral functions related to chiral
symmetry restoration, in particular for the ρ meson.
1.4 The Inner Tracking System
The ITS[4] (fig. 1.2) is composed of six cylindrical layers of silicon detectors, located at
radii r = 4, 7, 15, 24, 39, 44 cm. The inner radius (4 cm) is the minimum allowed by
the beam pipe (radius 3 cm) while the outer radius (44 cm) was chosen so that the tracks
can be efficiently matched with those from the Time-Projection Chamber. The pseudo-
rapidity coverage of the ITS decreases with the distance from the beam line. In particular
the innermost layer has a coverage of |η| < 1.98 to have continuous coverage rapidity with
the Forward Multiplicity Detectors (FMD), while the outermost coverage is η < 0.9.
The main capabilities of the ITS are to reconstruct the primary vertex with a resolution
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better than 100 µm at pT > 1 GeV/c and to identify the secondary vertices from decays
of hyperons and D and B mesons. The ITS also contributes to the global tracking of
ALICE by improving the momentum and angle resolution obtained by the TPC.
Figure 1.2: Layers of the present Inner Tracking System.
In order to have a sufficiently high tracking efficiency with a hit density of 80 cm−2 per
event close to the beam pipe, and to achieve the required impact parameter resolution,
the innermost layers are silicon pixel detectors (SPD) while the two central layers are
silicon drift detectors (SDD). The outermost layers of the ITS, where the hit density is
much lower (1 particle cm−2), consist instead of double-sided silicon micro-strip (SSD).
The following describes the main features of the three detector technologies adopted by
the current ITS:
 SPD detectors
The two innermost layers of the ITS (fig. 1.3) are fundamental in the determination
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of the position of the primary vertex as well as for the measurement of the im-
pact parameter of secondary tracks from weak decays of strange, charm and beauty
particles.
Figure 1.3: Picture of the SPD detectors.
Due to the high hit density in the region close to the interaction point, detectors of
high precision and granularity that can operate in a relatively high radiation envi-
ronment (total dose ∼ 2.2 kGy, 1012 cm−2 1 MeV neutron equivalent) are manda-
tory. For this reason, hybrid silicon pixel detectors were chosen, as they offer a
two-dimensional segmentation which provides fast read-out speed and high signal-
to-noise ratio due to a low individual diode capacitance. Futhermore they provide
very good radiation hardness, largerly compatible with the total dose expected at
ALICE before LS2.
The basic building block of the pixel layers is a ladder. It consists of a silicon-
sensor matrix bump-bonded to five front-end chips. Each sensor matrix consists of
256 × 160 cells, each measuring 50 µm in the rφ direction by 425 µm in the z
direction, giving a total sensitive area of 12.8 mm (rφ) × 69.6 mm (z) per ladder.
The thickness of the sensor is 200 µm, while the thickness of the readout chip is
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150 µm. Such parameters are obtained by thinning the wafers which are of the order
of 500 µm after production.
The ladders are combined in pairs along the z direction to form half-staves (length
144 mm). These are placed on a carbon-fiber support and cooling sector. Each sec-
tor supports two inner layer staves and four outer layer staves. Ten supports are
mounted together around the beam pipe to close the full barrel.
The pixel readout chip, designed in 0.25 µm CMOS with enclosed gate geometry, is
a mixed-signal ASIC for the readout of 8192 pixels. Each pixel is coupled to a circuit
which contains a preamplifier-shaper with leakage current compensation, followed
by a discriminator. A signal above threshold produces a digital pulse at the output
of the discriminator which is delayed by 6 µs before to reach a 4-hit in-pixel multi
event buffer where the hit is saved upon arrival of the trigger. The data, control
and power lines are implemented in a aluminium/polyamide multi-layer flex which
is wire-bonded to the readout chips.
 SDD detectors
The two intermediate layers, where the hit density is as high as 7 cm−2, consist of
silicon drift detectors (SDDs). They provide very good multitrack capability and
two out of the four dE/dx samples needed for the ITS particle identification.
The sensitive region of each detector is a 300 µm thick Neutron Transmutation
Doped (NTD) silicon that has a sensitive area of 70.17 × 75.26 mm2 (total area
of 72.50 × 87.59 mm2). It is split in two drift regions by a central cathode strip
held at a nominal bias of −2.4 kV (drift voltage). In each drift region, and on both
detector surfaces, a total of 291 p+ cathode strips (pitch 120 µm) are placed that
fully deplete the detector volume and generate a drift field parallel to the wafer sur-
face. To keep the biasing of the collection region independent on the drift voltage, a
second bias voltage (−40 V) is applied. Two insensitive guard regions biased by 145
cathode strips (32 µm wide) are used to shield the sensitive area from the detector
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boundary.
Each drift region has 256 collection anodes (pitch 294 µm) and three rows of
33 point-like (20 × 20 µm2) MOS charge injectors used to monitor the drift ve-
locity which depends on the temperature (vdrift ∝ 1/T2.4, vdrift = 8.1 µm ns−1 at
Vdrift = −2.4 kV). Each anode is connected to a front end circuit which samples
at 40.08 MHz. The total number of cells is 89.1 × 103 which are readout by 512
channels. The space precision along the drift direction (rφ) is better than 38 µm and
better than 30 µm over 94% of the detector surface (60 µm close to the anodes).
The detection efficiency is larger than 99.5% for a threshold as high as ten times
the electronic noise.
The SDDs are mounted on structures called ladders which support six detectors on
layer 3 and eight detectors on layer 4. A total of 14 ladders are placed on layer 3
and a total of 22 ladders are placed on layer 4.
The SDD front-end electronics consists of three integrated circuits: PASCAL, AM-
BRA and CARLOS. The first performs preamplification of the anode signal, ana-
logue storage and analogue to digital conversion (via the 10-bit successive approxi-
mation ADCs). This allows for better noise rejection as the amplified anode signal
does not propagate through a long transmission line before it is sampled. The sec-
ond ASIC contains a digital multi-event buffer (depth 4) used as data derandomizer
and a non-linear 10-to-8-bit data compression circuit. This is necessary in order to
keep the transfer rate to the DAQ system, and hence the material budget, reason-
ably low. The third integrated circuit, mounted in one of the end-ladder boards,
performs zero-suppression on the data received from the AMBRA circuits in order
to further reduce the ladder throughput and prepare the data for the off-ladder
transmission.
 SSD detectors
The outer layers of the ITS, where the hit density is as low as 1 cm−2, consist of
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double sided silicon strip detectors (SSDs). As the intermediate layers, they also
provide dE/dx information for particle identification at low momentum. Each de-
tector module consists of one detector (active area 73 × 40 mm2) connected to two
hybrids, each carrying six 128-channel front-end chips (twelve per detector module).
The readout of each channel is performed as follows: the charge input from the sen-
sor is converted by an integrator circuit (shaping time adjustable between 1.4 and
2.2 µs) into a voltage step; the output of the pre-amplifier is then stored into a
sample-hold circuit, controlled on the basis of the external trigger. These circuits
are connected to a multiplexer which ends in an analog-to-digital converter sampling
at 10 MS s−1.
1.5 Current ITS limitations and improvement possibil-
ities
The redesign of the ITS is central in the upgrade plan of the ALICE experiment. First, the
present ITS detector can run at a maximum read-out rate of 1 kHz (with dead time close
to 100%) regardless of the detector occupancy. For rare events that cannot be selected
with a trigger this constitutes a strong limitation, since the Pb-Pb collision rate at the
current luminosity is 8 kHz.
Second, the present apparatus is not able to measure charm baryons in central Pb-Pb col-
lisions. In particular, the charm baryon Λc has a proper decay length (cτ) of 60 µm which
is lower than the impact parameter resolution in the range of low transverse momentum
(< 1 GeV/c), where most of the Λc daughter particles are produced.
The left panel of Fig. 1.4 shows the RAA expected with the new ITS for the Λc baryon
as a function of pT in central Pb-Pb collisions (0 − 20%) for Lint = 10 nb−1. It is as-
sumed that the statistical uncertainties for the Λc measurement in pp are negligible with
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respect to those in Pb-Pb. The plot confirms that the measurement is possible down to
pT ∼ 2 GeV/c with a relative statistical uncertainty of about 20%.
Figure 1.4 shows the enhancement of the Λc/D
0 ratio in central Pb-Pb collisions (0−20%)
with respect to pp collisions for Lint = 10 nb−1 with the new ITS. Also in this case it is
assumed that the statistical uncertainties for the D0 measurements and for the Λc mea-
surement in pp are negligible with respect to those for the Λc measurement in Pb-Pb. The
points are drawn on a line that captures the trend and magnitude of the Λ/K0 double-
ratio. Two model calculations [7],[8] are shown to illustrate the expected sensitivity of the
measurement.
Figure 1.4: Λc nuclear modification factor (RAA) in central Pb-Pb collisions (0− 20%) for
Lint = 10 nb−1 with the new ITS (left). Enhancement of the Λc/D ratio in central Pb-Pb
(0− 20%) for Lint = 10 nb−1 with respect to pp collisions (right). Two model calculations
[7],[8] are also shown.
In addition to this, the precision of the present ITS in the determination of the track
distance of closest approach is inadequate to study charm mesons in the exclusive channels
(D0 → Kpi and D+ → Kpipi) at very low transverse momenta (pT < 1 GeV/c).
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The left panel of fig. 1.5 shows the measurement of the RAA for the D meson using ALICE
data from 2010 and 2011. The analysis was restricted to pT > 2GeV/c with the 2010
data[9] and to pT > 1 GeV/c using higher-statistics data from the 2011 Pb-Pb run[10].
Reaching zero transverse momentum seems to be precluded with the current setup, due
to the large background level. In addition, the present accuracy of the RAA measurement
is limited to 30− 40% by the systematic uncertainties on the B feed-down correction, the
signal yield extraction, and the efficiency evaluation.
The right panel of fig. 1.5 shows the nuclear modification factor of prompt D0 with the
systematic and statistical uncertainties expected with an upgraded ITS for 8.5 × 109
central (0 − 10%) Pb-Pb events, corresponding to Lint = 10 nb−1. This plot shows that
the measurement is possible down to very low transverse momenta (pT < 1GeV/c) with
a relative uncertainty of ∼ 10%.
Figure 1.5: Comparison of average D meson RAA vs pT in |y| < 0.5 in 0 − 20% (2010
data)[9] and 0 − 7.5% (2011 data) central Pb-Pb events[10] (left). Nuclear modification
factor of prompt D0 mesons in central Pb-Pb for Lint = 10 nb−1 with statistical and
systematic uncertainties (right).
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Finally, the present ITS is not designed to be accessibile for maintenance and repair
interventions during the yearly LHC shutdowns and this can negatively affect optimal
operation of the detector.
1.6 ITS Upgrade Overview
1.6.1 The ITS Upgrade requirements
In order to reach the physics perfomance which was discussed in the previous sections,
the new ITS has to be designed according to the following requirements[6]:
 First detection layer closer to the beam line. This strongly affects the impact pa-
rameter resolution but implies the adoption of a narrower beampipe. A conservative
value of 19 mm can be assumed for the inner radius of the new beampipe, to be
compared with the present value of 29 mm.
 Improved geometry and segmentation. The new ITS will be based on seven layers
of pixels. To improve the ITS tracking capabilities significantly it is important that
the granularity of the detector is increased. In particular the adoption of pixels with
size of ∼ 20 µm × 20 µm is one of the most important features of an upgraded
ITS detector. This could be achieved by adopting Monolithic Active Pixel Sensors
(MAPS). More details on this sensors will be given in the next chapter.
 Reduction of the material budget. Again, this can be achieved by using MAPS as
they can be thinned to reach a thickness of the order of 50 µm (a factor seven lower
than that of the current ITS). A non negligible contribution to the material budget
is also given by the cooling system. In order to keep it reasonably low, it is important
that the design of the sensors is based on low power techniques, so that to keep the
power density as low as possible (a factor two at least with respect to the present
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ITS). The use of MAPS designed with low power techniques should allow for a total
material budget per layer lower than 0.3% X0 in the three innermost layers and
lower than 0.8% X0 in the four outermost layers
1.
 Binary read-out. In contrast with the present ITS, the new detector will not measure
the ionisation in the silicon layers. Indeed, it was shown that if the new ITS would
preserve the same PID capabilities as the current one, the benefit of such measure-
ment would be marginal. This led to the proposal to have pixels which would provide
the hit/no-hit information only.
 Reduced read-out time. As mentioned in the previous section, the present ITS can
be read out at the maximum rate of 1 kHz regardless of the occupancy. The new
detector will provide a maximum read-out rate of 100 kHz in Pb-Pb collisions and
of 400 kHz in pp collisions.
The adoption of a narrower beam pipe combined with an increase in luminosity after
LS2 implies that the sensors must be sufficiently radiation hard and this drives the choice
of the sensor technology. Monolithic Active Pixel Sensors are more sensitive to radiation
damage than hybrid sensors. However, there are several imaging sensor technologies for
MAPS development which ensure enough radiation hardness to sustain a total dose even
higher than that foreseen at ALICE after the LS2.
Finally, manufactoring costs for monolithic pixel sensors are significantly lower than for
hybrid pixel sensors. This, combined with the previous requirements led to the conclusion
that monolithic active pixels sensors are the most suitable solution for the upgraded ITS.
1The material budget of the inner layers of the present ITS is of ∼ 1.14% X0
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1.6.2 The Detector Layout
According to the final design[6], the upgraded ITS (fig. 1.6) consists of two sub-barrels,
named Inner Barrel and Outer Barrel, holding in position the three inner layers (Layers
0 to 2) and the four outer layers (Layers 3 to 6) respectively. Each barrel is divided into
two parts, top and a bottom, which can be mounted separately around the beampipe.
The ITS layers are supported by a mechanical structure which provides the electrical
connections between the detector core and the off-detector electronics, and have a total
sensitive area of 10.7 m2 approximatively. The main geometrical parameter of the new
ITS are summarized in table 1.1.
With an expected power density of 300 mWcm−2 in the inner layers and of 100 mWcm−2
in the outer layers, the new ITS will dissipate a total power of about 15 kW which has to
be removed in order to ensure that the detector operates at room temperature (20-30°C).
For this reason a stable and erosion resistant cooling system with low material budget
was designed that uses demineralized water as coolant. Some prototypes of this cooling
system have been developed and tested successfully, proving its feasibility and reliability.
Inner Barrel Outer Barrel
Layer 0 Layer 1 Layer 2 Layer 3 Layer 4 Layer 5 Layer 6
Radial position (min) (mm) 22.4 30.1 37.8 194.4 243.9 342.3 391.8
Radial position (max) (mm) 26.7 34.6 42.1 197.7 247.0 345.4 394.9
Length (sens. area) (mm) 271 271 271 843 843 1475 1475
Pseudo-rapidity coverage ± 2.5 ± 2.3 ± 2.0 ± 1.5 ± 1.4 ± 1.4 ± 1.3
Active area (cm2) 421 562 702 10483 13104 32105 36691
Pixel Chip Dimensions (mm2) 15 × 30
Nr. Pixel Chips 108 144 180 2688 3360 8232 9408
Nr. Staves 12 16 20 24 30 42 48
Staves overlap in rφ (mm) 2.23 2.22 2.30 4.3 4.3 4.3 4.3
Gap between chips in z (rmµm) 100
Chip dead area in rφ (mm) 2
Pixel size (µm2) (20− 30)× (20− 30) (20− 50)× (20− 50)
Table 1.1: Geometrical parameters of the new Inner Tracking System.
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Figure 1.6: Layout of the layers of the new ITS.
Figure 1.7: Cross sectional view of the new ITS.
Each ITS layer consists of mechanically independent structures, named staves, which
are positioned parallel to the beam direction and are held in place by end wheels. Though
the inner and outer barrel staves have different geometries, they have the same structure
which is based on the following elements:
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 Space frame. A Carbon fibre structure which supports a stave (in the inner barrel)
or a half stave (in the outer barrel) and provides the necessary stiffness.
 Cold plate. A strip of high-thermal conductivity carbon fibre which integrates two
polyimide cooling pipes. In the inner staves the cold plate is integrated in the space
frame while in the outer barrel it is attached to it. On the other side the cold plate is
in thermal contact with the pixel chips or with the module carbon plate to remove
the generated heat.
 Hybrid Integrated Circuit (HIC). A Flexible Printed Circuit (FPC) with a certain
number of pixel chips bonded on it via laser soldering.
 Module. A HIC glued to a Module Carbon Plate. The carbon plate is necessary as
it provides the necessary stiffness to the module which is needed in case of handling
or replacement.
In the inner barrel, each stave (fig. 1.8 left) consists of nine sensors connected to the
FPC via laser soldering. The HIC is then glued to the cold plate and space frame on
the pixel chip side to maximize the cooling efficiency. The average material budget in the
direction orthogonal to the stave is lower than 0.3% X0, with the main contribution from
the HIC (0.144% X0). Assuming that the sensors are thinned to 50 µm, the sensitive part
of each stave accounts for 20% only of its total material budget.
The outer barrel staves (fig. 1.9) have all the same structure but have different lengths.
The staves of two outermost layers are, indeed, nearly twice as long as those of the two
intermediate layers. The main difference with respect to the inner barrel staves is that the
outer barrel staves are divided azimuthally in two halves (called half staves) each holding
four or seven modules in the middle and outermost layers respectively. Each module
consists of an array of two rows of seven chips that is approximately 3 cm wide and 21
cm long. An additional bus, soldered to the FPC and named Power Bus (PB), is needed
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Figure 1.8: Representation of an inner barrel stave.
Figure 1.9: Representation of an outer barrel stave.
20 CHAPTER 1. ALICE INNER TRACKING SYSTEM UPGRADE
to improve the power distribution over the full length of the staves and hence to fulfil the
maximum power drop requirement.
The average material budget of the outer barrel stave is about 0.8 % X0 with a significant
contribution from the power bus (40%). The space frame accounts for 10% of the total
material budget as in the inner staves.
Though the expected power density is lower by a factor three in the outer barrel modules
with respect to the inner barrel modules, the material budget of the cold plate is fairly
twice higher due to the thickness of the coolant which has to remove heat from a much
larger surface (from 6 to 11 times larger).
1.6.3 Pixel sensors
The pixel chips for the new ITS will measure 15 × 30 mm2 and will be as thick as 50 µm.
They will provide space resolution better than 5 µm, detection efficiency higher than 99%
and fake hit rate lower than 10−5, being tolerant against the radiation levels expected
for the innermost layers, i.e. 700 krad of Total Ionising Dose (TID) and a fluence of 1013
1 MeV neq/cm
2 of Non-ionising Energy Loss (NIEL)2.
In order to limit pile-up and keep the tracking efficiency sufficiently high down to very
low momenta, while running with a 100 kHz Pb-Pb interaction rate and with a 400 kHz
pp interaction rate, the sensors will have to provide fast readout with an integration time
below 30 µs. At the same time the power densities must be limited to 300 mW cm−2 in
the inner layers and to 100 mW cm−2 in the outer layers, and this constrains the choice
of the internal architecture.
The hit densities estimated for minimum bias Pb-Pb events at |η| = 0 are 18.6 cm−2,
12.2 cm−2 and 9.1 cm−2 for layer 0, layer 1 and layer 2 respectively. The hit density is
fairly the same for all the outer layers (2.7 cm−2) at |η| = 0. With such hit densities
2This value includes a safety factor of ten for a collected data set corresponding to 10 nb−1 Pb-Pb
collisions.
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and considering the contribution to the bandwidth due to the electronic noise, the data
throughput of each chip is expected to be in the range 10− 300 Mbit s−1.
1.7 Document summary
This document is organized as follows: chapter 2 gives an overview of pixel detectors with
particular emphasis on Monolithic Active Pixel Sensors; chapter 3 describes the measure-
ments carried out on MIMOSA-32 and MIMOSA-32ter small scale pixel sensor prototypes
developed in the TowerJazz 180 nm CMOS sensor technology by the IPHC institute; chap-
ter 4 describes the architecture of an innovative full scale MAPS prototype (pALPIDEfs)
developed in 2013 in the TowerJazz technology; chapter 5 presents the results which were
obtained in laboratory on the pALPIDEfs prototype; chapter 6 concludes this work giving
a brief summary on what has been done and what is left to do in the development of pixel
chip prototypes for the new ITS detector.
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Chapter 2
Pixel sensors
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2.1 Introduction
The purpose of this chapter is to give an overview of pixel sensors for HEP experiments.
The chapter starts with a brief presentation of the mechanisms of interaction of radiation
with matter. The detection principle of pixel sensors is then presented together with a
description of the main radiation-induced effects which degrade their performance. The
chapter ends with the description of Hybrid Pixel Sensors (HPS) and Monolithic Active
Pixel Sensors (MAPS), explaining the main motivations behind the adoption of the Tow-
erjazz 0.18 µm CMOS imaging sensor technology for the development of MAPS sensors
for the new ITS of the ALICE experiment.
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2.2 Interaction of radiation with matter
Semiconductor detectors exploit the fact that the impinging particles lose a fraction of
their kinetic energy while traversing the detection volume. This energy can be converted
into a signal which is typically used to measure either the energy or the position of the im-
pinging particle. The next sections will focus on the mechanisms of energy loss of charged
particles and photons. Other neutral particles, such as neutrons, will not be considered
in the following discussion as they are not detectable by semiconductor detectors such as
pixel sensors.
2.2.1 Energy loss of charged particles
When charged particles traverse matter, they mainly undergo scattering processes with
the electrons of the medium releasing an average energy per unit length (energy loss)
described by the Bethe-Bloch formula:
− dE
dx
= κρ
Z
A
z2
β2
[
ln
2mec
2β2γ2Tmax
I2
− 2β2 − δ − 2C
Z
]
(2.1)
with,
κ = 0.1535 MeV cm2g−1 (2.2)
where,
Na : Avogadro's number,
z : charge of the incident particle in units of e,
re : the classical electron radius = 2.817 × 10−13 cm,
mec
2 : electron rest mass energy,
Z : atomic number of the absorbing material,
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A : atomic mass of the absorbing material,
I : mean excitation potential,
β : velocity of the traversing particle in units of the speed of light,
γ : Lorentz factor
(
1√
1−β2
)
,
δ : density correction,
C : shell correction
and
Tmax : maximum energy transferred in a single collision (head-on collision). This is given
by:
Tmax =
2mec
2β2γ2
1 + 2me
M
√
1 + β2γ2 + (me
M
)2
(2.3)
being M the mass of the incident particle.
The Bethe-Bloch formula is obtained by assuming that the incident particle remains unde-
flected during each interaction and hence it describes very well the energy loss for particles
heavier than muons. The density correction δ is introduced to account for polarization
effects caused by the incident particle on the atoms of the absorbing material (important
at high energy), while the shell correction accounts for the effects due to the fact that the
electrons of the absorber cannot be considered at rest with respect to low energy incident
particles.
For low energy particles (fig. 2.1 left), the energy loss is dominated by the 1/β2 factor
end hence it decreases with increasing velocity. In this range the energy loss in a given
material depends significantly on the mass of the incident particle. This effect is often
exploited to identify particles in this energy range.
For velocities v ∼ 0.96c a minimum of the energy loss is reached. Particles at this point
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are known as minimum ionising particles (MIPs). After this point the energy loss is domi-
nated by the logarithmic term and by the density correction term. These two contributions
cancel out at very high energies and hence the energy loss becomes almost independent
of the energy of the incident particle.
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Figure 2.1: Average energy loss as a function of the energy for different particles in silicon
(left) and Landau distribution of energy loss for thin absorbers.
In the case of electrons and positrons the Bethe-Block formula must be modified in
order to account for their low mass. Futhermore, in the energy range around few MeV, the
emission of electromagnetic radiation (bremsstrahlung) suffered by such particles becomes
non negligible with respect to the collisional energy loss[11]. In the high energy limit (above
few tens MeV) the collisional energy loss provided by the Bethe-block formula is largerly
exceeded by the energy loss due to electromagnetic emission. In this range the total energy
loss becomes proportional to the energy and the energy of an electron inside the absorber
decreases exponentially with the penetration depth. This allows for the definition of a
physical quantity, the radiation length (X0), which is the distance over which the energy
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of an electron is reduced by a factor 1/e due to electromagnetic emission only. Since this
quantity depends only on the material type of the absorber, the thickness of an absorber
is often specified as a fraction of its radiation length.
The Bethe-Block formula provides the average loss suffered by an incident particle which,
instead, follows a distribution due to statistical fluctuations. For thick absorbers the energy
loss distribution is well described by a Gaussian distribution. For thin absorbers the
number of collisions is too small and the energy loss is asymmetric, broader and better
described by the Landau distribution[12] (fig. 2.1 right).
Apart from energy loss, charged particles traversing a detector are subject to Multiple
Coulomb Scattering. This results in small deviations of the track due to successive small
angle deflections symmetrically distributed around the incident direction. The scattering
angle follows roughly a Gaussian distribution with an rms of
Θrms =
13.6MeV
β p c
z
√
X
X0
[1 + 0.038ln(
X
X0
)] (2.4)
where β, p and z are the velocity, momentum and charge of the particle, respectively.
The ratio X
X0
(material budget) gives the thickness of the absorption medium in units of
radiation length.
The deflection of the trajectory of an incident particle is an undesired effect which can be
strongly reduced by decreasing the detector material budget, as shown in 2.4.
2.2.2 Energy loss of photons
When a photon traverses an absorbing material can interact with it via three main pro-
cesses: photoelectric effect, Compton scattering and pair production. Since each of these
processes destroys the incident photon, a photon beam traversing an absorbing material
can only be degraded in intensity. Assuming that the absorption probability does not
change with the penetration depth, the intensity of a monochromatic photon beam which
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traverses an absorbing material decreases with the penetration depth according to the
law:
I(x) = I0e
−µx (2.5)
where I0 is the intensity of the photon beam before to traverse the absorber and
I the intensity of the same beam after traversing a material of thickness x. The linear
attenuation coefficient µ depends on the energy of the incident photons and on the material
type of the absorber.
Figure 2.2: Absorption probability as a function of the energy for photons for photoelectric,
Compton effect and pair production.
In the case of photoelectric effect or pair production, the energy of the interacting
photons is completely absorbed inside the material, while in the case of Compton effect
the photon produced after interaction may not be absorbed depending on the thickness
of the absorber.
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At low energy (below 100 keV) the photoelectric effect dominates over the Compton effect
(fig. 2.2) and pair production. In the range between few hundred keV and a few MeV, the
Compton effect dominates, while for energies above 100 MeV both the photoelectric effect
and the Compton effect cross sections are negligible with respect to pair production cross
section. For this reason low energy photons, such as photons coming from radioactive
sources (few keVs), are often used to study the responsitivity of semiconductor detectors.
2.3 Semiconductor detectors
Semiconductor detectors were introduced in the early 1960s mainly for energy measure-
ments. They were composed of a single sensor characterized by high energy resolution
and high count-rate capability. In the 1970s, new semiconductor detectors were developed
that consisted of a highly segmented sensor with strip electrodes (pitch 50− 100 µm)
connected to an external multi-channel readout electronics. Besides energy measurements,
these devices were also capable to provide the position of an incident particle, but they
needed to fulfill many conflicting requirements, i.e. they had to be low noise, low power
and they had to meet minimum material requirements.
Today, the development of semiconductor detectors is such advanced that they are widely
used in HEP experiments as they provide very good spatial resolution, low material bud-
get and high radiation hardness.
2.3.1 Pixel detectors
Pixel sensors are semiconductor detectors characterized by a two-dimensional segmenta-
tion of the sensitive area. Despite of the wide variety of internal architectures, pixel chips
are all composed of an active area which consists of a matrix of nearly identical rectangu-
lar or squared pixels and of a chip periphery which controls the active area. At the lower
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edge of the chip some pads used for power and data transmission are positioned, allowing
the detector to be interfaced to an external DAQ system.
The active area contains sensitive elements or sensors (one per pixel) where signal forma-
tion takes place and the corresponding front-end circuits, used to amplify the outputs from
the sensors. Depending on the pixel chip type, other functionalities may be implemented
at the pixel level, such as shaping and/or analog-to-digital conversion. In some cases each
pixel may contain registers used as buffers to reduce the dead time of the device. To sim-
plify the readout architecture, the pixels are often organized in groups (usually columns)
read out by the same circuitry. In that case the chip periphery has to read data from a
number of channels much lower than the number of pixels.
Data read by the chip periphery is compressed, buffered and transmitted to the external
data acquisition system. The front-end circuit and the architecture of the chip periphery
are strongly dependent on the type of application to which pixel chips are destinated.
For this reason they will not be treated in the following sections, which will be mainly
focused on the sensor. Radiation-induced effects will be also briefly treated, as the sensor
performance is strongly dependent on the radiation dose to which pixel chips are exposed.
2.3.2 The sensor
The detection principle of a pixel detector is based on the fact that the energy deposited
by an incident particle can promote electrons from the valence band to the conduction
band of the semiconductor. This creates a number of pairs of free charge carriers (electron-
hole pairs) approximately equal to E/Ei, where E is the energy deposited by the incident
particle and Ei is the ionisation energy of the semiconductor. The latter represents the
minimum amount of energy required to create an electron-hole pair and it depends on the
energy of the incident particle and on the material type. In silicon, for low energy incident
particles (few tens eV), the ionisation energy corresponds to 1.12 eV (silicon bandgap).
At higher energies (> 50 eV), additional constraints on momentum conservation bring the
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ionisation energy to the value of 3.6 eV.
Electron-hole pairs produced by an impinging particle are, however, subject to recom-
bination with a characteristic time which depends on the semiconductor type, doping
level and temperature. In order to limit this effect, an electric field has to be applied to
sweep rapidly the freed carriers from the sensor. As a result, a current pulse is seen in an
external circuit connected to the sensor (fig. 2.3 left). This current is, however, affected
by a background contribution (leakage current) due to the free carrier concentrations at
equilibrium in the conduction band and valence band of the semiconductor.
Figure 2.3: Semiconductor sensor, represented as a ionization chamber, connected to a
read-out amplifier used for signal processing (left). Schematic structure of a reverse biased
semiconductor diode used as photon detector (right).
In order to estabilish a high field region inside the sensor where the free carriers
can be rapidly swept from, and at the same time keep the background current and its
fluctuations reasonably low, radiation sensors consist typically of a p-n junction operated
in the reverse region (fig. 2.3 right) instead of an intrinsic semiconductor. By controlling
the doping level of the n and p side of the junction during manufactoring and the reverse
bias voltage during operation, it is possible to control:
 The extent of the high field region (depletion region).
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In the case of an abrupt junction, the width of the depletion region is given by:
w =
√
2S
e
NA +ND
NAND
(φi + VA) (2.6)
where e is the charge of the electron, S is the dielectric constant of the semicon-
ductor, φi is the built-in potential and VA is the reverse bias voltage. ND and NA
are the concentrations of donors and acceptors in the n and p side of the junction
respectively. Equation 2.6 shows that the width of the depletion region increases
with decreasing the dopant concentrations and with increasing the reverse voltage.
If NA  ND = N or N = NA  ND, the depletion region thickness becomes pro-
portional to
√
(φi + VA) /N and hence it increases with increasing VA or decreasing
the lower dopant concentration. The depletion region is in this case extented mainly
on the less doped side (one-sided junction).
 The sensor capacitance.
In the case of an abrupt junction, the junction capacitance per unit surface can be
written as:
Cj =
√
eS
2 (φi + VA)
NAND
NA +ND
(2.7)
which shows that the sensor capacitance decreases with decreasing the dopant con-
centrations or increasing the reverse voltage. Since the signal level is typically given
by the Q/Cj ratio in pixel sensors, low dopant concentrations at least in one side
of the junction are adopted or the detector is strongly reverse biased (High Voltage
sensors).
 The leakage current.
The leakage current is controlled by the dopant concentrations as they determine
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minority carriers concentrations in the undepleted sides of the junction which are
responsible for its reverse current. The reverse current density is, indeed, given by:
JR < e
(√
Dp
τp
n2i
ND
+
√
Dn
τn
n2i
NA
)
(2.8)
where ni is the intrinsic carrier concentration, Dp,n and τp,n are the diffusion co-
efficients and the carrier lifetimes of holes and electrons respectively. Due to the
mass-action law the ratios n2i /ND and n
2
i /NA represent the concentrations of holes
and electrons in the undepleted p and n side of the junction respectively. The reverse
current is decreased by increasing the donor and acceptor concentrations.
An important aspect which determines the sensor performance is the mechanism of
charge collection. In a reverse biased diode the electric field is much stronger inside the
depleted volume due to its extremely high resistivity than in the undepleted volume. A
pair of free charge carriers created by an incident particle in the depleted region can
rapidly migrate towards the electrodes. On the contrary, charge carriers created in the
undepleted region of the diode are scattered randomly back and forth inside the lattice
till they recombine or they are collected.
As an example, let us consider the case of a L = 100 µm thick semiconductor sensor with
zero electric field inside. Since free electrons can only diffuse in the lattice due to thermal
motion and assuming that they move only orthogonally to the absorber, the probability
an electron reaches the depth x at time t is given by the expression (Brownian motion):
P (x, t) =
1√
2pivλt
e−
x2
2vλt (2.9)
where v = 107 cm s−1 and λ = 10−5 cm are the thermal velocity and the mean free
path of electrons in silicon at room temperature (300 K). Thus, the probability that an
electron generated on one side of the detector has diffused to the other side of the detector
at time t is given by:
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P (t) =
∫ ∞
L
1√
2pivλt
e−
x2
2vλt = 1− erf
(
L√
2λvt
)
(2.10)
where erf (x) is the error function. Requesting that P (t) = 1/2, one gets the following
expression for the collection time by diffusion:
T ≈ 2L
2
λv
(2.11)
which gives T ∼ 6 µs substituting the previous values.
Instead, if we consider the case a voltage V = 30 V is applied to the same sensor, the free
electrons will drift with average velocity vdr and the electron collection time will be given
by:
T =
L
vdr
=
L2
µV
(2.12)
where µ = 1350 cm2/Vs is the mobility of electrons in the conduction band of silicon.
Hence the collection time is in this case ∼ 60 ns, i.e. two orders of magnitude below the
collection time by diffusion. In the case of holes, the collection time by drift is a factor
three above the collection time by drift of electrons, since the hole mobility is three time
smaller in silicon.
From the previous discussion it is clear that charge collection by drift is much faster
than charge collection by diffusion and thus it is typically preferred. For this reason it is
desirable, though not always feasible due to boundary constraints, that the extension of
the depletion region is maximal (fully depleted sensor).
2.3.3 Radiation effects on the sensor
Particles crossing a detector can cause damage to the sensor and hence degrade its per-
formance. The damages induced by radiation can be classified into two categories: dis-
placement (or bulk) damage and ionization (or surface) damage.
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Bulk damage
High energetic particles crossing the detector may interact not only with the electron
cloud producing the electrical signal but also with the nuclei. As a consequence of such
interactions the atoms of the lattice may be irreversibly displaced out of their original
positions. This eventually causes lattice imperfections and hence it changes the electrical
properties of the sensitive volume. The entity of such damage depends on the mass and
energy of the incident particles. Electrons need an energy of 260 keV at least in order
to provide the minimum recoil energy to a Si atom (25 eV) to create a lattice defect.
Protons and neutrons, because of their larger mass, need much less energy to produce the
same effect (190 eV). 1 MeV neutrons can transfer about 60 keV to a Si atom causing
the displacement of several Si atoms (∼ 1000) and damaging an extended area (∼ 0.1 µm
wide).
There are three main consequences on the performance of the sensor related to bulk
damage:
 Increase of the leakage current
The increase of the leakage current is caused by mid-gap states which allow for
interband transitions so that they reduce the generation time of charge carriers in
the depletion volume of the sensor. The leakage current can be parametrized as
follows:
Il = Il(φ = 0) + αφV (2.13)
where φ is the fluence of the particles impinging into the detector and V is the
detector volume. The coefficient α is the current-related damage rate and depends on
particle type, energy and on the temperature of operation of the sensor. Measuring
the variation in the leakage current at a given temperature and knowing the fluence
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it is possible to determine the damage rate for a given particle type and energy.
This allows one to know which fluence φR of a reference particle at a given energy
(1 MeV neutrons are typically chosen as reference) would produce the same non-
ionizing energy loss (NIEL) of the fluence φP of an arbitrary particle at an arbitrary
energy E.
 Trapping
The impinging particles can also create states close to the edges of the bands. These
states cause charge carriers to be captured and released after some time. The trap-
ping effect comes from the different time constants of the electron capture and
emission processes. At high fluence, trapping can limit significantly charge collec-
tion efficiency and eventually cause the sensor to become unusable.
 Change in the doping characteristics
Before irradiation, the depletion volume of the detector shows a space charge, i.e.
the n-side of the junction stores a positive charge and the p-side of the junction
stores a negative charge. The displacement of the atoms caused by irradiation forms
acceptor-like states which can be populated by electrons promoted by thermal ex-
citation from the valence band. This decreases the space charge in the n side of the
junction. At high fluence the space charge can even change sign and the n-type ma-
terial can turn into p-type (type inversion). After inversion, the detector functions
as before and no change in bias polarity is needed. However, to recover the sensor
performance, the reverse voltage has to be increased proportionally to the modulus
of the variation of the net doping level of the sensor.
Surface damage
The interface between silicon bulk and the dielectric (silicon oxide) - used in MOS pro-
cesses to insulate metal contacts - is also sensitive to radiation damage. Though the
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dielectric does not suffer bulk damage due its highly irregular structure, ionization effects
in this region can lead to not fully reversible changes and hence alter the electrical prop-
erties of the dielectric.
Electron-hole pairs can also be created inside the dielectric by the impinging parti-
cles. Most often these electron-hole pairs recombine immediately after creation. Some-
times, however, the electron might be collected due to its high mobility in the oxide
(∼ 20 cm2/Vs) at the closest positive biased electrode. The hole continues to move very
slowly due to its much lower mobility (∼ 10−5 cm2/Vs) and can eventually reach the in-
terface silicon-oxide (in n+/p-substrate sensors) where many deep hole traps exist. Here
the hole is captured permanently. The positive space charge due to holes trapped at the
interface between the silicon bulk and the dielectric causes electrons in the bulk to migrate
towards the oxide and decreases the effective voltage drop across the junction capacitance
of the sensor.
2.3.4 Hybrid Pixel Sensors and Monolithic Pixel Sensors
Two different pixel sensor types are presented in the following sections: Hybrid Pixel
Sensors (HPS) and Monolithic Active Pixel Sensors (MAPS). The first type is based on
a more traditional and widely used architectural scheme, the second is based on a novel
approach to pixel sensor development which still has few applications in HEP experiments.
This is an attractive option in some cases where the total absorbed dose is moderate and
the material budget requirements are stringent.
Hybrid Pixel Sensors
Hybrid pixel sensors (fig. 2.4) consist of two chips - a sensor chip and a readout chip
- which are produced in two different silicon wafers and then connected exploiting the
bump-bonding technique. At the end of the procedure each sensing element is connected
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to its respective front-end circuit. For this reason there must be exact matching between
the size of the front-end circuits and the size of the sensing elements.
The main advantage of this configuration is the possibility to optimize separately the
sensor chip and the front-end electronics. However, it also presents some limitations mainly
related to the bump bonding technique which cannot be used to produce pixels with pitch
below 30− 50 µm.
Full depletion can be reached in these devices by applying a high reverse voltage on the
back plane of the sensor (10− 100 V). This has a strong impact on the performance of
the sensor as its capacitance can be brought to few hundreds aF and almost all the sensor
volume becomes sensitive. In the case of MIPs, this allows for S/N ratios of the order
of 100 for noise figures of about 200 e− in electronics operating at 40 MHz with fully
depleted 300 µm thick sensors[15]. Consequently, a full detection efficiency can still be
reached with detection thresholds up to ten times the noise.
Figure 2.4: Cross sectional view of a hybrid pixel (left) and scheme of a hybrid pixel sensor
(right).
Furthermore, the fact that the sensor can be fully depleted enables the possibility to
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collect charge by drift which translates into shorter collection times and hence less sensi-
tivity to radiation damage (today HPSs tolerate fluences up to 1016cm−2).
In order to keep the input capacitance to each front-end as small as possible, the readout
chip must be very close to the sensor chip (about 10 µm), and this poses several con-
straints in the design of the detector. In particular, the coupling capacitance between the
sensor and the digital buses in the readout chip has to be minimized to limit the effects
related to the induction of high frequency signals on the pixel metalization.
The in-pixel circuitry is typically fast and rather complex, consisting in a full analog-
digital chain that often employs fast ADCs and multi-event buffers. Due to this, HPS
are characterized by very low pile-up of the events which makes them suitable for exper-
iments at high interaction rate. However, their power densities are usually considerable
(∼ 30 mW/mm2) which calls for the adoption of high material budget cooling systems.
Monolithic Active Pixel Sensors
In Monolithic Active Pixel Sensors the sensitive elements and the readout electronics are
designed in the same chip. For this reason the expensive bump bonding technique can
be avoided and this makes MAPS sensors a cheaper solution for applications where large
surfaces have to be covered. Moreover, due to this configuration, MAPS are typically
thinner than hybrid pixel sensors so that they are highly suitable for applications where
the material budget must be kept low.
MAPS (fig. 2.5) are often built starting from a highly doped p++ substrate where donors
are implanted in order to obtain a thin epitaxial layer (thickness < 20 µm) of low p-
doped semiconductor (sensitive volume). In this way the electrons which are freed by an
impinging particle inside the epitaxial layer are most likely to be reflected at the interface
with the bulk, thus avoiding a significant fraction of the charge to be lost in the substrate
which would cause loss of signal and corresponding deterioration of the S/N ratio.
The collection diodes are obtained by creating n-wells in the low doped epi-layer.
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Figure 2.5: Cross sectional view of a monolithic active pixel. PMOS transistors are typ-
ically avoided at the pixel level as this can cause charge collection competion with the
n-wells.
This allows for a low input capacitance of the sensing elements (∼ 10 fF) which is very
important during signal formation, since the total charge collected is much lower than in
HPS sensors, due to the lower thickness of the sensitive volume (∼ 10 µm).
In some architectures, a p+ is implanted in the n-well of each collection diode (self-bias
configuration). As a result, the latter is electrically connected in series to another diode
that continuously compensates for the leakage of the sensor. Furthermore it provides a
mechanism to drain the charge collected in the diode capacitance to limit pile-up. This
mechanism exploits the fact that the time constant of the circuit is much larger than the
collection time of the input charge. Indeed, when no particles are traversing the sensor,
a small leakage current flows into the collection diode (D1 in fig. 2.6 left) which sets the
sensor operating point. If a charge dq is collected by the sensor, the voltage drop across
the sensors decreases by dV = dq/Csens (the electrons move, indeed, towards the n-well).
Due to the slow response of the D2 diode the collected charge is not drained immediately.
This causes the voltage drop across D1 to decrease by approximately Q/C once all the
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charge is collected. Then the collected charge is slowly drained through the D2 diode,
and the voltage drop across the collection diode is recovered. In some architectures, the
forward diode is replaced by a transistor that can be driven to drain the collected charge
within specific time intervals (fig. 2.6 right, 3T structure). However this introduces dead
time into the system, as during the reset phase the device is unable to detect.
Figure 2.6: Scheme of a self-bias or 2T structure (left) and of a 3T structure (right).
Full depletion cannot be reached due to the vicinity of the readout electronics to the
sensing elements. Indeed, high reverse bias voltages could lead to undesired couplings be-
tween the n-wells and the neighboring p-wells which would reduce the signal level (typical
reverse bias voltages are of the order of 1− 10 V in non-HV MAPS). As a consequence,
charge is collected partially by drift (in the depleted volume) and partially by diffusion
(in the undepleted volume).
The contact between the output of the sensor and the readout circuitry is created by
implanting an n++ well in the n+ diode well. Downstream of it to the chip periphery, the
readout circuitry is typically rather simple due to space constraints, and to the fact that
full CMOS circuitry is often not employable. Indeed, the use of PMOS transistors in the
sensitive area would lead to charge collection competition between the PMOS n-wells and
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the sensing n-wells, which is an undesired effect (fig. 2.5).
The baseline read out architecture of MAPS is called rolling shutter. Pixels belonging to
the same column are connected to the same metal line (column line in fig. 2.6) by means
of 2 NMOS transistors. The first transistor (M1) is a source follower used to amplify the
output of the sensor, while the second transistor (M2) acts as a switch and connects the
output of the pixel to the column line when the row select signal is steered. By steering
sequentially the various row select signals (one at a time) the matrix can be read-out. In
this architecture, rows are read out at different times but the integration time is the same
for all pixels and given by Tr × Nr, where Tr is the readout time of each row and Nr is
the number of rows of the sensor.
2.4 Monolithic Active Pixels sensors for the new ITS
Presently, the four main experiments at the LHC, namely ATLAS, CMS, LHCb and
ALICE embed tracking systems based on hybrid pixel sensors. The main advantages of
this type of sensors are the high S/N due to the low sensor capacitance and the high
radiation tolerance due to the collection mechanism (drift). However, they also have some
disadvantages. The fact that they consist of two silicon chips attached via the bump
bonding technique makes them not suitable for applications where the material budget
has to be minimized. This is the case of the new ITS of the ALICE experiment. In order to
be in line with the requirements which derive from the physics performace to be achieved
after LS2, the new ITS will have to provide a total material budget per layer in the inner
layers lower than 0.3%X0. As a consequence the sensors have to target a total thickness
as low as 50 µm. Table 2.1 shows the thickness of the hybrid pixel sensors presently used
in some LHC experiments.
It has to be noticed that the thickness required for the new ITS sensors is a factor seven
below the thickness of the present ITS pixels and a factor nine below those of the ATLAS
2.4. MONOLITHIC ACTIVE PIXELS SENSORS FOR THE NEW ITS 43
FE Chip thickness (µm) Sensor thickness (µm) Total thickness (µm)
ALICE pixels (present) 150 200 350
ATLAS pixels 180 250 430
CMS pixels 180 250 430
Table 2.1: Thickness of the pixels of ALICE (present), ATLAS and CMS.
and CMS experiments. Despite the continuous R&D on hybrid pixel sensors and on the
bump bonding technique which constitutes the main limitation of such sensors, a total
sensor thickness lower than 100 µm is still not achievable with this architecture. On the
other hand, monolithic active pixel sensors can provide the required thickness and they
are today enough mature to be used inside heavy-ion experiments where the radiation
dose is moderate. The ULTIMATE sensor, developed for the Heavy Flavor Tracker of
the STAR experiment at RHIC, is an example of application of MAPS to heavy-ion
experiments[16]. However this type of sensor does not satisfy yet the requirements of the
ALICE ITS upgrade in terms of radiation tolerance and readout time due to the adopted
technology (AMS 0.35µm).
Other technologies, developed more recently, can provide enough radiation tolerance to
be suitable for the new ALICE ITS. An example is the TowerJazz 0.18 µm imaging sensor
technology. This has shown to fulfill the radiation hardness requirements[13] due to its
thin gate oxide (4 nm thick). Furthermore it allows for:
 A very low material budget. Since the nominal thickness of the epitaxial layer is
only 18 µm, the sensors can be thinned down to the required thickness avoiding
damages to the sensitive volume.
 High level of signal. Despite of the fact the thickness of the detection volume is
small, and hence charged particles release inside the sensor a low amount of energy
on average, the input capacitance of the sensor can be very low due to the high
44 CHAPTER 2. PIXEL SENSORS
resistivity of the epitaxial layer (range 1 kΩcm - 6 kΩcm). Furthermore, this allows
for a more important drift component even with low reverse bias voltages, which
translates into shorter charge collection times.
 Fast Readout. Another peculiarity of this technology is the possibility to implant a
deep p-well (highly p-doped well, fig. 2.7) beneath PMOS transistors. This avoids
charge collection competition between PMOS n-wells and the other n-wells used for
charge collection.
Figure 2.7: Cross sectional view of the TowerJazz 0.18 µm imaging sensor technology
showing the deep p-well implant which avoids charge collection competion between PMOS
n-wells and the n-wells of the sensing elements.
Hence full CMOS circuits can be employed in the matrix that implement complex
readout functionalities and allow for fast readout. In addition, the possibility to
design dense circuits is facilitated by the fact that this technologies provides a total
of six metal layers.
 Access to stitching technology. The TJ 0.18 µm technology provides stitching, i.e.
the possibility to produce chips that exceed the reticle size. In this way it would be
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possible to produce entire modules in the same wafer, avoiding dead gaps between
adjacent chips due to incorrect positioning over the stave.
Due to its features, the TowerJazz technology has been selected for R&D on MAPS
for the new ALICE ITS. The next chapters will describe the architecture of some of the
analog and digital prototypes developed in this technology and will show some of the main
characterization results obtained.
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Chapter 3
Small scale sensor prototypes
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3.1 Introduction
In order to assess the performance of the Towerjazz 0.18 µm imaging sensor technology
for the new ALICE ITS, several small scale (∼ 1 cm2 area or less) MAPS prototypes
have been developed in the last four years by various research centers (CERN, IPHC and
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RAL). The purpose of this chapter is to present the characterisation results obtained from
the MIMOSA-32 and MIMOSA-32ter prototypes developed by IPHC in 2011 and 2012
respectively. The chapter starts with the presentation of the architecture of the sensors.
A description of the readout system follows and then the results obtained during labora-
tory tests in terms of Equivalent Noise Charge (ENC) and Charge Collection Efficiency
(CCE) for both prototypes are presented. The chapter ends with the presentation of the
main results obtained in beam tests in terms of signal-to-noise ratio (SNR) and detection
efficiency (DE) for the MIMOSA-32 sensor.
3.2 MIMOSA-32 and MIMOSA-32ter prototypes
MIMOSA-32 (Minimum Ionizing particle MOS Active pixel sensor) is the first MAPS
developed for the ALICE ITS Upgrade in the TowerJazz 0.18µm technology. It was sub-
mitted in December 2011 and returned back from the foundry in March 2012.
The die of MIMOSA-32 (fig. 3.1) is 450 µm thick and measures 13 mm× 3.3 mm. It
consists of several independent blocks used to study different components, such as sensing
diodes, preamplifiers, binary encoding and steering circuits.
Figure 3.1: Picture of the MIMOSA-32 die.
The biggest block (Diodes&Ampli), used for charge collection and radiation hardness
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study, measures 5.2 mm× 3.3 mm and contains 32 matrices of 1024 pixels each, arranged
in 64 rows and 16 columns. Each submatrix features a given size of the collection diode
anode and a given front-end architecture. In particular, 22 matrices use source follower
based front-ends (SF structures) and 10 other matrices contain pixels with in-pixel voltage
amplifiers (Ampli structures). Fifteen SF structures employ the 3T readout scheme while
only three SF matrices employ the 2T readout scheme based on a reset diode connected
to 1.8 V (the sensor substrate is grounded). Both the 2T and the 3T matrices contain
one diode per pixel and feature a pixel size of 20 µm× 20 µm. The anode size is between
9 µm2 and 15 µm2. The remaining four SF matrices contain one or two collection diodes
per pixel and have a pixel pitch of 20 µm× 40 µm and 20 µm× 80 µm.
The rest of MIMOSA-32 die contains pixels with end of column discriminators
(2 mm× 3.3 mm area), pixels with in-pixel discriminators (13 mm× 3.3 mm) and other
small circuits such as low power LVDS I/Os, a ramp generator and a novel preamplifier-
shaper circuit.
MIMOSA-32ter was submitted in July 2012. The overall chip size is 13.5 mm× 3.3 mm
and it is produced in both high resistivity epitaxial layer (thickness 18 µm) and standard
epitaxial layer (thickness 8 µm).
Figure 3.2: Layout of the MIMOSA-32ter chip.
Apart from some test structures developed by CERN, the chip contains 32 matrices of
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SF/Ampli structures read out through the rolling shutter, 6 matrices containing 25 µm-
pitch pixels with in-pixel discriminators and 4 matrices each containing 32k 4 µm-pitch
pixels.
3.3 The carrier board
In order to be tested, each chip has to be bonded to a carrier board which can provide
proper connection to the external DAQ system. The following briefly describes the scheme
of the carrier board which is used for the readout of the MIMOSA-32 and MIMOSA-32ter
analog structures (Diode & Ampli area).
The MIMOSA-32 and MIMOSA-32ter carrier board (fig. 3.3) is a small size card housing
on one side the test chip and on the other side 16 low-noise differential amplifiers used in
non-inverting configuration and 6 bidirectional buffers.
Figure 3.3: Picture of the MIMOSA-32 and MIMOSA-32ter carrier board.
The former provide current buffering of the analog outputs (16) of the chip with voltage
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gain equal to two. The latter are used to bufferize either the six digital input signals,
coming from the DAQ system that steer the on-chip sequential circuitry performing the
rolling shutter readout (CLK, SYNC, GRST, LRST, CIN), and the output marker of the
test chip (COUT). Two 50-pin connectors on the same side of the amplifiers bring the
power to the card (four voltage levels, −3.0 V, 1.8 V, 3.3 V, 5 V), the bias currents and
voltages to the chip, the digital signals from/to the chip, and the outputs of the amplifiers
to the DAQ system. Since the 32 matrices in the Diodes & Ampli area can be read only
one at a time, a 5-bit wide address has to be provided to the sensor for the selection of the
submatrix to be tested. This address is not buffered on the carrier board as it is supposed
to be static during tests.
3.4 The Readout System
During 2012 a readout system was developed in Cagliari to test the MIMOSA-32 and
MIMOSA-32ter SF structures. This system consists of a main card (ZRC), a mezzanine
card and from one up to four auxiliary cards. Figure 3.4 shows a scheme of the readout
system. The main card interfaces on one side to the PC and it is connected to the auxiliary
cards through the mezzanine card. Each auxiliary card interfaces to a carrier board where
a test chip is bonded. This configuration allows the system to be reused to test other
prototypes. In the following sections a brief description of the various cards is given
together with a description of the main functionalities implemented in the readout system.
3.4.1 The ZRC card
The ZRC card is presently used as main readout card of the Zero Degree Calorimeter
of the ALICE experiment[17]. It has been adopted in this application as it offers the
possibility to transmit data to a PC via DDL (Detector Data Link, optical fiber link)
allowing for bandwidths up to ∼ 1.2 Gb/s. Moreover the data acquisition can exploit
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Figure 3.4: Simplified scheme of the readout system developed for the MIMOSA-32 and MIMOSA-32ter
prototypes.
the DATE software (Data Acquisition and Test Environment) a widely used tool in the
ALICE experiment.
The core of the card is a FPGA (EP3SL50F780C4N) in BGA package embedding 47500
logic units and 488 I/Os which enables the possibility of implementing complex readout
functionalities. The FPGA can be programmed either manually via JTAG protocol with
an external PC or automatically at power-on of the system via Active Serial programming
protocol with an onboard EPROM, where the firmware has to be loaded previously. A
VME connector provides power to the system. However, the communication with an
external PC does not exploit the VME protocol. For this reason the ZRC card can be
connected either to a VME crate or to a small size power card designed specifically for
this application which provides the required voltages (5V and -12V).
Four 40-pin connectors allow the ZRC card to interface to the mezzanine card to
communicate with the auxiliary cards or to an external PC via a slow interface (described
below). The main clock of the card (40 MHz) is generated by an onboard oscillator and
3.4. THE READOUT SYSTEM 53
Figure 3.5: Picture of the main ZRC card showing: the Altera FPGA (top-right side), the VME con-
nector used for power (bottom side) and the 4 40-pin connectors to the mezzanine card.
then regenerated inside the FPGA to be propagated to the other cards of the system
according to a source-synchronous scheme.
In this application the ZRC card is used as data concentrator, formatting data coming
from various independent chips which are then transmitted to an external PC. The system
is conceived to be used in triggered mode to limit the bandwidth from the chips. However,
untriggered readout was also implemented to perform noise measurements (described in
the laboratory measurements section).
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3.4.2 The mezzanine card
The mezzanine card has two main functionalities: provide connection via slow interface
to an external PC and connection between the ZRC card and the auxiliary cards. The
first is addressed by exploiting a commercial ethernet to RS232 converter (bandwidth
1 Mb/s) which enables the possibility to configure the system and to transmit raw data
to the external PC in case of low trigger rates. This device embeds a complete linux-based
system which can be easily accessed externally via TCP/IP protocol.
Up to four auxiliary cards can be connected to the mezzanine card by means of 8 RJ45
connectors (2 per auxiliary card). The CMOS signals coming from the ZRC FPGA are
converted into LVDS and transmitted to the auxiliary cards (and viceversa). This allows
the auxiliary cards to be positioned far from the ZRC and hence avoid the main card and
the mezzanine card to be exposed to possible high levels of radiation during beam tests.
Figure 3.6: Picture of the mezzanine card showing: the Ethernet/RS232 converter (bottom-left side),
the RJ45 connectors (bottom side) and the 4 40-pin connectors to the ZRC.
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3.4.3 The auxiliary card
The main functionalities needed to interface to the test chip are implemented inside an
auxiliary card. The card is powered at 5V, five different voltage levels (-3V, 1.2V, 1.8V,
2.5V, 3.3V) are generated on it using linear voltage regulators to avoid a significant noise
component to be introduced into the system. The connection to the proximity card is
done via two 50-pin connectors which bring power, bias voltages and currents, analog
and digital signals from/to the test chip. On the other side of the auxiliary card, 2 RJ45
connectors carry the digital signals necessary for communicating with the main card. The
core of the auxiliary card is a FPGA (EP3C10E144C8N), configurable via JTAG or via
EPROM, used to drive the following onboard components:
 16 low-noise operational amplifiers used in non-inverting configuration as a second
stage of amplification of the outputs of the chip to be tested. The voltage gain of
these amplifiers (3.4) is selected such that to exploit all the dynamic range of the
ADCs.
 16 10-bit successive approximation ADCs which provide a maximum sampling rate
of 3 MS s−1. These are connected to the outputs of the non inverting amplifiers and
used to sample the analog outputs of the chip at the maximum rate of 2 MS s−1.
 13 256-step DACs to generate bias voltages and currents to the chip and the two
reference voltages for the auxiliary card amplifiers and ADCs.
3.4.4 The architecture of the readout system
Transactions
The readout system can be configured via a web interface (WI) which enables the possi-
bility to exploit the TCP/IP protocol to communicate with the ZRC card. Three types of
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Figure 3.7: Picture of the auxiliary card.
transactions based on 32-bit words allow the web interface to transmit and receive data
from the system: WRITE,READ and EVENT.
WRITE and READ transactions are used to configure the system and hence they are
initiated by the WI. In a WRITE transaction an instruction word is sent first and then
one data word follows. The instruction word contains the destination address, i.e. the
hardware address to which the following data will have to be transmitted. The readout
system replies with an acknowledge word which closes the transaction. In a READ trans-
action an instruction word containing the hardware address of the memory location to
be read is sent first. The readout system replies with an acknowledge word followed by a
data word containing the requested information.
An EVENT transaction is initiated by the readout system and it is used to transmit raw
data to the web interface or to another PC running the DATE software. In this case an
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instruction word is sent first, than one or more data words follow. The instruction contains
in this case the transaction type and the number of data words.
The ZRC/mezzanine card architecture
The internal architecture of the ZRC/mezzanine is shown in figure 3.8. The Ethernet-
RS232 converter receives data from the WI via the TCP/IP protocol. The transaction
words are extracted from TCP/IP protocol, divided in bytes which are then serialized and
transmitted to the ZRC FPGA. Here a UART interface and an 8to32bit converter rebuild
the transaction words that are then saved into a buffer (PC-IN FIFO). A decoder reads
the incoming transactions and executes the corresponding READ/WRITE operations.
The words to be transmitted back to the PC are saved into a buffer (ZRC-OUT FIFO).
In some cases the target of these transactions may be located outside the ZRC (in one
of the auxiliary cards). In such cases the transactions are forwarded to the target(s)
through the serial SST32 interfaces. Both unicast and broadcast transmissions to the
auxiliary cards are implemented. Unicast transmissions are used to forward READ or
WRITE transactions to a specific auxiliary card. Broadcast transmissions are used to
forward commands related to operations to be executed in parallel by the auxiliary cards
connected to the system (e.g. start and stop readout). Each SST32 is a source-synchronous
interface based on 3 signals: a clock line SOCK (40 MHz, derived from the onboard clock),
a data line SOD and a control line SOEN. This enables the data transmission towards
each auxiliary card at 40 Mb/s.
According to the protocol, each auxiliary card has to reply to the incoming requests
sending 32-bit words to the ZRC card. Moreover, EVENT transactions may be initiated
by the auxiliary cards in the case raw data has to be transmitted backwards to the web
interface or to DATE (through the DDL interface). The corresponding data is received on
the ZRC side by four SSR32 interfaces and then written into a buffer (AUX-IN FIFO).
The transmission protocol is the same as the one used by the serial output interfaces
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Figure 3.8: Diagram of the ZRC/mezzanine card architecture. Most of the modules are implemented
inside the ZRC FPGA. The Ethernet/RS232 is a commercial device used for communication with an
external PC. The RORC card is a small card that can be connected to the ZRC card and used to
transmit data to an external PC via optical link.
(SST32) but the data is transmitted over two lines (SID0 and SID1), allowing for a total
bandwidth of 80 Mb/s. An arbiter handles the data transmission to the RS232 interface
or to the DDL interface. Highest priority is given to the data coming from the auxiliary
cards as no back pressure mechanism is implemented in the ZRC to stop the data stream
from the auxiliary cards.
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As mentioned before, the system is trigger-based. Two sources of trigger can be selected:
external and internal. The first, coming from an external Trigger Logic Unit (TLU), is
synchronized by the trigger handler module inside the ZRC and then propagated to each
auxiliary connected to the system via 4 dedicated lines to minimize the trigger latency.
The latter, generated inside the auxiliary cards, will be explained in more detail in the
next sections.
The auxiliary card architecture
Figure 3.9 shows the architecture of the auxiliary card. The transaction words coming
from the ZRC are deserialized and buffered (ZRC-IN FIFO). Next, a decoder reads the
incoming transactions and performs one of the following operations:
 WRITE/READ of the auxiliary card configuration registers.
 WRITE/READ of the DAC registers through an I2C interface at 10 MHz. This is
done to set the reference voltages of the amplifiers and ADCs in the auxiliary card
and to bias the sensor.
 issue various commands, such as start and stop the readout of the chip.
After configuration, the auxiliary card and the chip are correctly biased and one of the
SF structures is selected. A start readout command causes the local data builder to start
the rolling shutter readout of the chip. A diagram is shown in figure 3.10 that represents
how the rolling shutter readout is performed.
A 2 MHz row clock (CLK in figure) generated by the local data builder steers a 64-
bit-deep shift register inside the chip. This is is used to connect the analog outputs of the
submatrix to the analog pads at the edge of the chip. The selected row can also be reset
by asserting the LRST signal in the case of 3T pixel structures.
In order to start the rolling shutter readout, the SYNC signal has to be asserted for 1
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Figure 3.9: Diagram of the firmware of the auxiliary card FPGA.
CLK cycle at least. This sets the shift register to a known state (shown in figure). Once
the SYNC signal is deasserted, the clock toggling causes the hot bit to be shifted and the
various rows to be selected sequentially.
For each selected row the event builder starts the ADC readout block. This steers the
16 onboard ADCs to read the outputs of the pixels of the selected row. This operation is
performed in 14 main clock cycles for a total sampling time of 350 ns (each row is selected
for 500 ns). At the end of the procedure 16 10-bit shift registers store the samples of the
ouptuts of the selected pixels. These are then fed into both a 32-bit wide raw-data FIFO
and into the internal trigger module, where 2 160-bit wide FIFOs are implemented.
Once all the matrix has been scanned, a frame, i.e. the ensemble of the samples of all the
pixels, is said to be acquired. This procedure is repeated continuously till the readout is
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Figure 3.10: Steering of the SF-based matrices inside MIMOSA-32 and MIMOSA-32ter sensors.
halted. The acquired frames are rejected or acquired, i.e. sent to the ZRC, based on the
status of the trigger. Two cases have to be distinguished:
 Laboratory configuration (single auxiliary card connected to the system). In this
case the trigger elaborated inside the internal trigger module is used directly to
validate the acquired frames which are then sent to the ZRC.
 Beam test configuration. Each auxiliary card within the system handles the state
of a trigger line (output of the internal trigger module) and of a busy line. These
signals, together with other external trigger signals, such as triggers coming from
the coincidence of scintillators, are then fed into an external TLU. Here they are
logically combined to produce another external trigger signal which is fed back into
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the readout system and propagated to each of the auxiliary cards to validate the
acquired frames.
An arbiter is used, as in the ZRC card, to select the source of data transmission to-
wards the ZRC, namely the FIFO which stores the replies to the READ/WRITE requests
from the web interface and the raw-data FIFO. The selected data is then transmitted at
80 Mb/s to the ZRC, as mentioned before.
3.4.5 Correlated Double Sampling
In order to extract the signal produced by the incident particles inside the pixels, dis-
criminating most of the low frequency noise components, the so called CDS (Correlated
Double Sampling) is often used. This is obtained by doing the difference between two
samples of the same pixel acquired at different times. Figure 3.11 shows how the CDS is
obtained in the case of 3T pixel structures. First, the collection diode is reset by driving
the reset transistor. This in practice causes the injection of a certain charge into the diode
capacitance which manifests itself as a voltage drop (VIN) across the diode. Then the reset
transistor is interdicted. When no particles traverse the sensor, the voltage drop across
the diode decreases due to its leakage current only. Thus, after a certain time the voltage
drop across the diode reaches a new value (VFIN). The difference VIN − VFIN is the CDS
and provides in this case the variation of the voltage drop across the diode due to leakage
only. This depends on the time separation between two subsequent samples of the same
pixel. In the rolling shutter architecture this interval coincides with the integration time,
i.e. the time it takes for the matrix to be swept.
Instead, if a particle traverses the detector, a certain number of electron-hole pairs
is generated inside the collection diode. Due to the junction field, the electrons migrate
towards the positive electrode and the holes towards the negative electrode. This causes a
further decrease of the voltage drop across the diode which will cause the CDS to be higher
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Figure 3.11: Decrease of the voltage drop across the collection diode in case of leakage only in 3T
structures (left). Decrease of the voltage drop across the collection diode due both to the leakage current
and to the impinging particles.
than in the previous case. It is then clear that by combining the CDS values obtained in
the two cases one can extract the signal produced by the incident particles. This will be
better explained in the section that describes the laboratory measurements.
In order to acquire the CDS for all the pixels of the selected matrix, each auxiliary card
performs a continuous readout of the chip which runs through three phases in the case of
3T structures, namely a reset phase and two readout phases. Each of these phases lasts
32 µs (if the row clock is 2 MHz). During the first phase the rows of the selected matrix
are reset one at a time. Then two frames from the matrix are acquired. The difference
between samples of the same pixel in the two frames gives the CDS of that pixel. To
simplify the terminology in following discussion, a pair of frames acquired after the reset
phase will be referred to as an event.
A limitation of this readout architecture is that it has a dead time of about 66%. Indeed,
a voltage drop variation across the collection diode will only be seen performing CDS if an
incident particle crosses the sensor during the integration phase, i.e. the interval between
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the two correlated samplings (32 µs over 96 µs). It is also worth noting that, although
the integration phase has the same time duration for all the pixels in the matrix, pixels
belonging to different rows will start and terminate the integration phase at different
times.
3.4.6 The internal trigger
As mentioned before, an internal trigger generator is implemented inside the system. This
allows to efficiently recognize whether an incident particle crossed the detector during the
integration phase. An external trigger based on the coincidence of scintillators is indeed
unusable in the case the sensor is tested with photons coming from a X-ray source.
The two correlated frames are saved into two buffers inside the internal trigger module.
Buffer A stores the first frame, while buffer B stores the second frame. Each word of
each buffer stores the samples of a row of the selected matrix. The two buffers are read
in parallel and 16 combinatorial circuits perform subtraction of the correlated samples.
Then the absolute value is taken. This is compared with a user defined threshold which
is selected based on the total expected noise of the selected matrix.
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3.5 Laboratory measurements
3.5.1 Noise measurements
Noise is a crucial parameter in MAPS characterisation. It consists of two main compo-
nents known as Fixed Pattern Noise (FPN) and Temporal Noise (TN). The first is due
inevitable differences of a pixel to any other in the sensor, caused by non-uniformities
in the manufactoring processes. As a consequence, in 3T-based structures different pixels
exhibit slightly different reset voltages and leakage currents. However, these effects are
systematic and hence they can be isolated. To do that a pedestal run is perfomed which
consists in the acquisition of a certain number of events. For each pixel and each event
the CDS is calculated. The average of the CDS values obtained for a given pixel gives the
pedestal value of that pixel which accounts for the leakage current effect only during the
integration time of the sensor (fig. 3.12 top).
Temporal noise has, instead, multiple contributions[18] in MAPS. A first contribution is
given by the shot noise due to the current provided by the reset transistor during the reset
phase. During the integration phase the main contrbution is given by the shot noise on
the leakage current of the collection diode. Finally, the end of column voltage is affected
by the thermal and 1/f noise introduced by the two column transistors (source follower
and row switch). The temporal noise of each pixel can be determined by plotting the CDS
distribution for that pixel and taking the RMS value (fig. 3.12 bottom). The average of
the noise values of all the pixel of the matrix gives the noise of the matrix.
Pedestal value and noise of each pixel obtained so far are in ADC counts, i.e. they depend
on the configuration of the system, namely the reference voltages of the amplifiers and
ADCs. In order to give an estimate of the noise which does not depend on these parame-
ters a calibration procedure is needed. This is typically done using X-ray photons. In this
case the calibration was carried out using Kα = 5.9 keV and Kβ = 6.49 keV photons from
a Fe-55 source through the following procedure. Once the pedestal value and noise have
66 CHAPTER 3. SMALL SCALE SENSOR PROTOTYPES
been estimated, a run with a Fe-55 is performed. Events are selected with the internal
trigger and for each of them the CDS is calculated. The signal in ADC counts for each
pixel and each event is then obtained by the following:
Sij = CDSij − Pi (3.1)
where CDSij is the CDS value for pixel i in event j and Pi the pedestal value for pixel
i.
Each pixel that has signal Sij higher than five times its noise is defined as a seed pixel. A
plot of the distribution of the seed pixel signal is shown in figure 3.13 left. This distribution
shows two peaks for two different ADC counts and a broad tail for low ADC counts. This
can be explained as follows. Depending on where the incident photons interact inside the
sensor, different effects may arise. If an incident photon interacts inside the depletion
region of the collection diode of a pixel, all the charge produced will be collected in that
diode giving rise to a high signal (single pixel cluster). This explains the presence of the
two peaks at high ADC counts. Instead, if a photon interacts in the undepleted epi-layer
the charge will diffuse inside it and will be collected by more pixels. The seed pixel will
collect in that case just a fraction of the charge produced. This explains the broad tail at
low ADC counts.
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Figure 3.12: Top panels: Pedestal map (left) and distribution (right) of MIMOSA-32ter P7 matrix. The
matrix consists of sixty-four rows and sixteen columns. The readout is done row by row. The matrix is
readout twice and then the difference between the two consecutive values for each pixel is calculated for
each event and then averaged over all the events. This gives the pedestal for each pixel. Bottom panels:
The noise map (left) and distribution (right) of the same matrix. The standard deviation of the pedestal
distribution of the matrix gives the noise of the matrix.
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Figure 3.13: Seed signal distribution (left) and single pixel distribution (right) for MIMOSA-32ter P7
matrix.
Entries  20002
Mean     77.8
RMS      13.7
 ADC counts
0 20 40 60 80 100 120 1400
200
400
600
800
1000
1200
1400
1600
Entries  20002
Mean    4.648
RMS     1.233
N Cells
0 5 10 15 20 250
1000
2000
3000
4000
5000
6000
7000
8000
Figure 3.14: Cluster signal distribution (left) and cluster multiplicity for MIMOSA-32ter P7 matrix.
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To better fit the peaks in the seed pixel distribution one can consider to select only
the single pixel clusters (single pixel cluster distribution). This can be done by requesting
that the SNR of the pixels surrounding the seed pixel is lower than 3 (fig. 3.13 right).
The position of the highest peak of the single pixel cluster distribution gives the energy
in ADC counts (N) deposited by a Kα photon in the sensor. Since a Kα photon produces
∼ 1640 electron-hole pair in silicon (5.9 keV/3.6 eV ), the calibration factor is given by
the expression:
1 ADC count =
1640
N
e− (3.2)
This leads to the definition of the Equivalent Noise Charge (ENC) which is given the
product of the calibration factor to the measurement in ADC counts of the noise.
3.5.2 Charge Collection Efficiency measurements
The Charge Collection Efficiency (CCE) gives an estimate of how much charge the sensor
is able to collect with respect to the total amount of charge produced by the incident
particles. As mentioned before, photons impinging into the undepleted side of the epi-
layer produce electron-hole pairs which diffuse and are eventually collected by several
pixels (cluster pixels). This happens very often, as the undepleted region is much more
extended than the depleted region in MAPS. In order to quantify the CCE of a given
matrix, the charge collected by the various cluster pixels must be determined. To do
this the same Fe-55 X-Ray photons used for calibration are exploited according to the
following procedure. First, seed pixels with signal at least five times their respective noise
are identified in each event, excluding the borders of the matrix (two rows and two columns
on each side). Then, in a submatrix of 5x5 pixels around the seed pixel, other cluster pixels
are searched that have a signal charge three times their respective noise. The sum of the
signal charge of the cluster pixels gives the cluster signal. The cluster signal is affected
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by fluctuations due to both fluctuations in the collected charge and in the noise. A plot
of the signal charge for all the clusters found gives the cluster signal distribution (fig.
3.14). This distribution exhibits a peak which can be fitted with a gaussian to obtain
the cluster signal peak. The cluster signal peak gives an estimate of the average charge
collected by the sensor for a given type of incident photons. Finally, to obtain the CCE
the ratio between the cluster signal peak and the single pixel signal peak is taken.
3.5.3 Main results from MIMOSA-32 and MIMOSA-32ter
MIMOSA-32
Five SF 3T-based MIMOSA-32 matrices were selected to measure the ENC and CCE in
laboratory. A description of the main characteristics of these matrices is given in the table
3.1.
Matrix Characteristic
P2 Enclosed Layout Transistor (ELT)
P6 Non ELT
P8 Deep p-well small
P9 Deep p-well medium
P10 Deep p-well large
Table 3.1: Pixel matrices having a source follower 3T architecture in MIMOSA-32. The collection diode
in all the matrices is octagonal in shape covering an area of 11 µm. All the matrices use NMOS transistors.
Some matrices have a deep p-well (without PMOS transistors), along with the traditional MAPS circuit,
to study its effects on the sensor performance.
All the selected matrices (P2, P6, P8, P9 and P10) contain square pixels of 20 µm
pitch, based on an octagonal collection electrode of area 11 µm2.
The P2 matrix is similar to P6, but contains Enclosed Layout Transistor (ELT) transistors
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that provide higher radiation hardness. The matrices P8, P9 and P10 have a deep p-well
implemented along with a traditional MAPS design based on NMOS transistors.
The top panel of figure 3.15 shows the pedestal map (left) and the pedestal distribution
(right) of the MIMOSA-32 P8 matrix. The bottom panel shows the noise map (left) and
the noise distribution (right) for the same matrix. This gives the average noise (∼ 2.06
ADC units).
The Equivalent Noise Charge (ENC) can be determined from figure 3.16 which shows the
seed signal distribution (top-left) obtained with a Fe-55 source applying a 5σ cut on the
SNR, and from the cluster signal distribution (fig. 3.16 bottom-left) obtained applying
a 5σ cut on the SNR and a 3σ cut on the seed neighbours SNR. The ratio between the
peak position of the cluster signal distribution and the position of the Kα peak in the
seed pixel distribution gives a CCE 97% for matrix P8.
The Fe-55 peak (5.49 KeV) corresponds to ∼ 166 ADC counts, thus the calibration factor
is 9.88 electrons/ADC. Consequently, the ENC of the P8 matrix is 20.36 electrons. The
bottom panel of figure 3.16 shows also the cluster multiplicity (bottom-right). The average
cluster multiplicity is 3.3 pixels. The most probable value is 4 (45% of the cases).
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Figure 3.15: Top panels: Pedestal map (left) and distribution (right) of MIMOSA-32 P8 matrix. The
matrix consists of sixty-four rows and sixteen columns. Bottom panels: The noise map (left) and distri-
bution (right) of the same matrix. The standard deviation of the pedestal distribution of the matrix gives
the noise of the matrix.
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Figure 3.16: Top panels: Seed signal spectrum (left) and single pixel cluster signal distribution (right)
for MIMOSA-32 P8 matrix. Bottom panels: Cluster signal distribution (left) and cluster multiplicity
(right) of the same matrix.
Figure 3.17 shows the comparison of the MIMOSA-32 matrices P2, P6, P8, P9 and
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Figure 3.17: ENC (left) and CCE (right) performances of the different matrices of
MIMOSA-32.
P10. The top left panel of Fig.3.17 shows the comparison of the ENC. All the matrices
have comparable ENCs, around 20 electrons, and also similar CCE, around 98%.
All the five structures tested have satisfactory charge collection properties, which shows
that the technology is promising for further optimization of the pixel properties in future
prototypes. The results show that the presence of a deep p-well in the pixels (which have
a traditional design with NMOS transistors) does not affect the performance of the pixels
which maintain similar charge collection properties like the pixels without the deep p-
well. This validates the use of the deep p-well option for implementing full CMOS in-pixel
circuits which allow more sophisticated signal processing functionalities to be introduced
in the active area of the sensor.
Tests with irradiated MIMOSA-32
To test the effects of NIEL on the sensor performance, some MIMOSA-32 were also
irradiated before to be bonded on the carrier boards. The sensors were exposed to three
levels of irradiation at the TRIGA MarkII Reactor at JSI in Ljubljana: 0.66 x 1013neq/cm
2,
1.33 x 1013neq/cm
2 and 2.66 x 1013neq/cm
2.
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Figure 3.18 shows the ENC comparison between the matrices P2, P6, P8, P9 and P10
with different radiation fluences (left). The right panel shows the CCE comparison. The
structures have similar performance at different radiation fluences. This shows that the
presence of deep p-well does not affect the pixel performance even after irradiation, further
validating its use in future prototypes.
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Figure 3.18: ENC (left) and CCE (right) comparison between non irradiated and irradiated matrices
of MIMOSA-32.
MIMOSA-32ter
Seven SF 3T-based MIMOSA-32ter matrices were selected to measure the ENC and CCE
in laboratory. A description of the main characteristics of these matrices is given in the
table 3.2.
All the selected matrices (P2, P3, P4, P5, P6, P7 and P8) contain square pixels of 20 µm
pitch, based on an octagonal collection electrode of area 11 µm2. All of them (except P2)
have a small source follower transistor (area 11 µm2), to reduce the input capacitance
which improves the charge collection properties. The P2 matrix is similar to the P6 matrix
of MIMOSA-32 which has pixels with only NMOS transistors. P3 and P4 matrices have
a deep p-well implementation (area: 33 µm2) along with the NMOS transistor circuit.
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P7 and P8 also have deep p-well implementation with different spacing to the adjacent
n-well of the collection electrode. P5 and P6 have small source follower transistors with a
traditional MAPS circuit and without the deep p-well.
Matrix Characteristic
P2 Non ELT (M32 P6)
P3 Non ELT, small SF transistor, Deep Pwell (33 µm2)
P4 ELT, small SF transistor, Deep Pwell (33 µm2)
P5 Non ELT, smaller SF transistor
P6 Non ELT, small SF transistor
P7 Non ELT, small SF transistor, Deep Pwell, 6 µm spacing from the diode
P8 Non ELT, small SF transistor, Deep Pwell, 10 µm spacing from the diode
Table 3.2: Pixel matrices having a source follower 3T architecture in MIMOSA-32ter. The collection
diode in all the matrices is octagonal in shape, covering an area of 11 µm. All the matrices use NMOS
transistors. Some matrices have a deep p-well (without PMOS transistors) and/or small source follower
transistor.
The top panel of figure 3.19 shows the pedestal map (left) and the pedestal distribution
(right) of the MIMOSA-32ter P7 matrix having a deep p-well. The bottom panel shows
the noise map (left) and the noise distribution (right). The ENC and CCE are derived
from the results with Fe-55 source as shown in figure 3.20, where the top panel shows the
seed spectrum with Fe-55 source (left) and the single pixel cluster distribution (right).
The bottom panel shows the cluster signal distribution (left) and the cluster multiplicity
(right). The cut used on the seed pixel is five times the mean noise of the matrix (5σ)
and that of the neighbours in a cluster is three times the mean noise of the matrix (3σ).
The Equivalent Noise Charge (ENC) ∼ 20 electrons and the Charge Collection Efficiency
(CCE) ∼ 97%.
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Figure 3.19: Top panels: Pedestal map (left) and distribution (right) of MIMOSA-32ter P7 matrix .
The matrix consists of sixty-four rows and sixteen columns. Bottom panels: The noise map (left) and
distribution (right) of the same matrix. The standard deviation of the pedestal distribution of the matrix
gives the noise of the matrix.
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Figure 3.20: Top panels: Seed signal spectrum (left) and single pixel cluster signal distribution (right)
for MIMOSA-32ter P7 matrix. Bottom panels: Cluster signal distribution (left) and cluster multiplicity
(right) of the same matrix.
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Figure 3.21 shows the comparison of the MIMOSA-32ter matrices P2, P3, P4, P5, P6,
P7 and P8. The top left panel shows the comparison of the ENC. All the matrices have
comparable ENCs, around 20 electrons, and similar CCE, around 99%, which is slightly
higher than in the MIMOSA-32 matrices. The matrices with deep p-well have similar
performance as the matrices without the deep p-well.
Matrix ID
P2 P3 P4 P5 P6 P7 P8
)
-
N
oi
se
 (e
0
5
10
15
20
25
30
35
40
Matrix ID
P2 P3 P4 P5 P6 P7 P8
CC
E 
(%
)
10
20
30
40
50
60
70
80
90
100
Figure 3.21: Comparison between the different matrices of MIMOSA-32ter in terms of ENC (left) and
CCE (right).
Tests with irradiated MIMOSA-32ter
The MIMOSA-32ter chips were exposed to a radiation fluence of 1 x 1013neq/cm
2 to study
the effects of NIEL on their performance. Fig.3.22 shows the ENC comparison between
the non irradiated and irradiated matrices. The ENC increases to around 50 electrons for
the irradiated sensors. The right panel shows the CCE comparison. The irradiated P7 and
P8 have some degradation in CCE.
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Figure 3.22: ENC (left) and CCE (right) comparison between non irradiated and irradiated matrices
of MIMOSA-32ter.
3.6 Test beam measurements
Laboratory measurements with X-ray sources allow for the calibration of the experimental
setup and for the estimation of the level of noise of the sensor and its efficiency in collecting
charge. However, they do not provide full characterisation of the sensor. During normal
operation inside an experiment, sensors have indeed to reveal charged particles which
deposit a variable amount of energy dependent on average on the thickness of the sensitive
volume. The assessment of the perfomance of the sensor in the case of charged particle is
intended in determining the ability of the sensor to efficiently detect particles and reject
noise. This is achieved by determining the SNR ratio and the detection efficiency of the
sensor, which are explained in the following section.
3.6.1 SNR and Detection efficiency measurements
Signal to noise ratio and detection efficiency measurements were carried out in this case
using a stack of three sensors of the same type (MIMOSA-32) placed ortoghonally to the
beam line. The two lateral sensors are used to select the ensemble of events to determine
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the two parameters. The sensor in the middle is the DUT (Device Under Test). The
system can be either triggered by a coincidende of scintillators or by using the internal
trigger of one of the two lateral sensors. For each trigger two correlated frames per chip
are acquired. Then a calibration procedure is followed to determine the relative positions
of the sensors in plane orthogonal to the beam line. The determination of the detection
efficiency as a function of the threshold-over-noise ratio in the seed pixel is done according
to the following procedure:
 In the lateral planes, seed pixels with SNR higher than ten are searched. All the
events that do not have at least one seed pixel in each of the lateral sensors are
discarded.
 The events that have only one seed per lateral chip are taken. The others are rejected
for simplicity in the data analysis.
 Correlated hits in the two lateral planes are searched in each event, and the events
with correlated hits are taken (N0).
 The position of the track in the central plane is then extracted using the seed pixel
positions in the first and last plane.
 In a region of 5x5 pixels around the extracted position of the track in the central
plane, a seed pixel is searched applying a Nσ cut, i.e. requiring that the pixel signal
is at least N times its noise.
 The ratio between the number of events that have at least one seed in that 5x5 region
of the central plane and the total number of the events of the selected ensemble (N0)
gives the detection efficiency that corresponds to the selected Nσ cut.
 A plot of the detection efficiency as a function of Nσ gives the trend of the detection
efficiency as a function of the threshold-over-noise ratio.
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The SNR distribution of the seed pixel in the DUT is obtained starting from the same
ensemble used to determine the detection efficiency but through the following procedure:
 A seed pixel with SNR > 5 is searched in the 5x5 region around the extracted
position of the track in the central plane. If such seed is found its SNR is used to
fill the SNR distribution.
 The SNR distribution is landau-like. A simple fit of this distribution with the landau
function returns the most probable value (MPV).
 The ratio between the MPV of the SNR distribution and the noise of the matrix
(obtained from laboratory measurements) gives the SNR of the seed pixel for that
matrix.
The MIMOSA-32 beam tests were carried out at DESY in March and June 2013 with
4 GeV positron beams. Figure 3.23 left shows the signal to noise ratio for matrices P2,
P6, P8, P9 and P10.
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Figure 3.23: Top panels: Seed signal to noise ratio (left) and detection efficiency (right) of P2 and P6
matrices.
The detection efficiency for matrices P2 and P6 is shown in figure 3.23 right. The signal
to noise ratio is between 32 and 38 for all the tested structures. The detection efficiency
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for both the P2 and P6 structures is above 98% up to a threshold to noise ratio of 14.
3.7 MIMOSA-32 and MIMOSA-32ter tests summary
MIMOSA32 and MIMOSA-32ter were the first exploratory prototypes using the Tower-
Jazz 0.18 µm technology in the ALICE ITS Upgrade programme. They also implemented
the deep p-well option to qualify the use of full CMOS inside a pixel in future prototypes.
The motivation was to validate the technology for the upgrade programme and to test if
the deep p-well introduces any degradation of performance in a traditional MAPS circuit.
The results showed that the presence of a deep p-well does not affect the performance of
a traditional MAPS circuit.
The use of small source follower transistors was seen to improve the charge collection ef-
ficiency. However this is probably an indirect consequence of the increased level of signal
due to the reduced input capacitance of the pixels in the MIMOSA-32ter tested structures
more than an effect due to the increased collected charge itself.
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Chapter 4
Full scale sensor prototypes
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4.1 The ALPIDE development
As outlined in the previous chapters, the physics performance which is required for ALICE
after LS2 puts several constraints on the pixel sensors to be developed for the new Inner
Tracking System. Although the performance in terms of power density (< 100 mW cm−2)
and integration time (< 30 µs) which are required for the new ITS can already be met
by using the traditional rolling shutter readout, adopted by the Mistral, Astral[25] and
Cherwell[26] prototypes that have been developed in the framework of the ITS Upgrade,
another alternative and innovative development approach, known as the ALPIDE devel-
opment, was also pursued aiming at reducing the power density and integration time
to below 30 mW cm−1 and 3 µs respectively. Such power densites would indeed enable
85
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the possibility to adopt a thinner cooling system which would improve the new ITS per-
formance significantly in terms of resolution on the impact parameter. Moreover, a lower
integration time with respect to the requirement would furtherly reduce pile-up and hence
it would improve the tracking efficiency considerably.
In the next sections the architecture of the first ALPIDE full scale prototype is presented.
Its low-power AC-sensitive front end combined with a hit driven in-matrix zero suppres-
sion circuit makes it much faster and less power consuming than the state of the art
MAPS and thus very attractive for employment in the new ALICE ITS.
4.2 pALPIDEfs chip
4.2.1 Generalities
pALPIDEfs is the first full scale Monolithic Active Pixel Sensor prototype1 developed for
the new ALICE ITS in the TowerJazz 0.18 µm imaging sensor technology. The sensor
matrix consists of 524288 pixels, each measuring 28 µm× 28 µm and arranged in 512
rows and 1024 columns, for a total active area of 28.7 mm× 14.3 mm. The total die size
is 30 mm× 15.3 mm2, and the height of the periphery, positioned at the edge of the die,
is ∼ 1 mm.
The chip is surrounded by a p+ seal ring to limit leakage and prevent breakdown effects
at the boundary, while to shield the sensitive area from the rest of the circuitry a n+ ring
was designed all around the matrix, which allows for the collection of the charge that
diffuses to or leaves the sensitive area.
The thickness of the epitaxial layer is 18 µm and the total thickness of a sensor is 350 µm
1A full scale sensor is intented here as the final chip. Thus a full scale prototype is a prototype sensor
developed to try to reach the size and the performance of the final sensor.
2The height of the prototype slightly exceeds the requirements, but further optimizations foreseen for
the next prototypes should allow for a reduction of the height to the value of 1.5 cm.
4.2. PALPIDEFS CHIP 87
(unthinned). The deep p-well is implanted everywhere in the sensitive area but below the
collection diodes (not only beneath PMOS n-wells).
The design exploits all the 6 metal layers provided by the technology, but to provide
proper power distribution the two topmost layers are mainly used for power routing. For
the same reason several power pads, known as pads over logic (72 in total), are placed
over the sensitive area of the chip. To reduce coupling between the analog and the digital
circuitry of the chip, which cohexist up to the pixel level due to the architecture, the
analog and digital power domains are kept separate. A third domain is used to power the
20 CMOS compatible pads at the edge of the sensor. All the three power domains operate
at the same supply voltage (1.8 V).
Eleven 256-step DACs (full analog block) that can be configured through the digital
periphery provide bias (6 voltage levels and 5 current levels) to the active area. The
reference voltage to the DACs is generated externally and provided through a dedicated
pad (VREF, 1.8 V) positioned at the edge of the sensor (no bandgap reference).
To reduce the power density and allow for the implementation of fast readout techniques
the output of each pixel (state signal) is digital and provides the hit/no-hit information
only (no in-pixel ADCs). Due to layout constraints each pair of pixel columns (double
column) is connected to an in-matrix full custom digital circuit, called AERD (Address-
Encoder Reset-Decoder). This circuit provides the address of the hit pixels to the digital
periphery of the chip. Here, the zero suppressed data from the 512 AERDs is compressed,
buffered and transmitted to the DAQ system through a 8-bit data port running at 40 MHz.
The following sections describe in detail the main features of the pALPIDEfs chip, with
particular attention to the pixels, the hit-driven readout and the digital periphery.
4.2.2 The pixel matrix
The pALPIDEfs matrix is obtained by replicating 512 times the layout of a basic block
called double column. This circuit contains 1024 collection diodes, the corresponding
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front-end circuits and an AERD circuit. The layout of such structure (fig. 4.1) is obtained
through the following procedure:
 The layout of a collection diode and of its front-end circuit is designed inside a
28 µm× 28 µm area. A fraction of the available space is reserved for the AERD
circuit which is integrated at the end of the procedure.
 The layout is mirrored obtaining four different configurations: no mirroring, x-
mirroring, y-mirroring, xy-mirroring.
 The four pixel types are combined in a 56 µm× 56 µm area, leaving an empty space
in the middle to be used for the AERD circuit.
 The four-pixel layout is replicated 256 times obtaning the double column layout
(size 14336 µm× 56 µm).
 The AERD layout, developed separately, is added to the double column layout,
which gives the final layout of a double column.
Each double column is independent of the rest of the matrix and interfaces to the
full-analog bias block and to the digital periphery. The bias block provides the bias volt-
ages/currents to the double column, while the digital periphery steers the AERD circuit
in order to read the hit information from the pixels. A detailed description of the var-
ious parts of a double column is given below, with particular emphasys on the sensing
elements, the front-end circuit and the AERD circuit.
Collection diodes and reset mechanisms
Each pALPIDEfs collection diode (fig. 4.2) is obtained by implanting a n-well in the lightly
p-doped epitaxial layer. The shape of the n-well (octagonal) and the deep p-well (squared)
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Figure 4.1: Layout view of a pALPIDEfs double column with the detail of the basic block
(4 pixels). The AERD is positioned in the middle of the collecting diodes of the double
column.
are chosen such that to minimize couplings between the two and hence to maximize the
Q/C ratio.
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Figure 4.2: Layout view of a pALPIDEfs collection diode (left). Schematic view of pALPI-
DEfs reset mechanisms (right).
pALPIDEfs matrix contains four types of collection diodes placed in four sectors each
containing 128 double columns of pixels. The pixels of a given sector differ from the
pixels of the other sectors in the n-well diameter, n-well/deep-pwell spacing and reset
mechanism. Table 4.1 shows the geometrical parameters of the collection diodes of the
four pixel types designed for pALPIDEfs. The corresponding reset mechanisms are also
listed.
Two reset mechanisms are used (fig. 4.3): reset via PMOS transistor and reset via diode.
In both cases the collection diode is continuously reset, but in the former case the time
constant associated to the reset mechanism can be varied by setting the gate potential
of the reset transistor. In the latter case, the forward biased diode resets the collection
diode with a fixed time constant of the order of 10−3 s.
By default both the substrate and the p-wells are grounded. The chip can be back-
biased, i.e. the substrate potential can be brought below the ground of the system. More-
over the p-well potential can also be varied. By tuning both potentials one can modify the
shape and volume of the depletion region. However, full depletion of the epitaxial layer is
not reachable without deterioring the Q/C ratio due to couplings of the collection diode
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Sector Columns n-well diameter Spacing p-well opening Reset
1 0 to 255 2 µm 1 µm 4 µm PMOS
2 256 to 511 2 µm 2 µm 6 µm PMOS
3 512 to 767 2 µm 2 µm 6 µm Diode
4 768 to 1023 2 µm 4 µm 10 µm PMOS
Table 4.1: Geometrical parameters and reset mechanisms of pALPIDEfs sensing elements
in the four chip sectors.
Figure 4.3: pALPIDEfs reset mechanisms.
to the neighboring wells.
The analog part of the front-end
The n-well signal is processed by a non-linear current comparator circuit which is charac-
terised by a bias current of 20 nA and a peaking time of few µs. A scheme of the circuit
is shown in fig. 4.4.
The front-end architecture is based on three branches (B1, B2 and B3) whose currents are
fixed by the transistors M0, M5 and M6 respectively. If the voltage of the input node de-
creases due to charge collected in the sensor, the VGS ofM1 andM2 transistors decreases,
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causing an increase of the current in branch B1. This additional current is provided by
the Cc capacitor. Since the curfeed node voltage is fixed by the same Cc capacitor, the
voltage of pix_out node (the analog output of the front end) increases generating a pulse
with a peaking time around 2 µs. The increase of pix_out voltage causes the VGS of the
M4 transistor to decrease. This decreases the current which is provided toM3 through the
pix_out node. Then the pix_out node voltage decreases and reaches the baseline. The
return to the baseline can be made faster and the peak amplitude can be decreased by
increasing the ITHR value or decreasing the VCASN value. Since the width of the pulse
in the pix_out node is higher for larger collected charges, and in order to avoid that the
response of the front end exceeds 4− 5 µs in the case of very large collected charges, the
pix_out node is connected to the curfeed node through the M8 PMOS transistor. Nor-
mally pix_out is at a lower voltage than curfeed and hence no current can flow through
the M8 transistor since its VGS is equal to zero. When pix_out node voltage increases
and its VDS goes below the VT of the M8 transistor it goes into conduction and a current
flows from pix_out to curfeed. This mechanism avoids the front end to respond slowly to
high input charges. Figure 4.5 shows the response of pALPIDEfs front-end as a function
of the input charge renormalized with respect to the threshold charge, i.e. the charge
which would produce a response of the front-end equal to the green line (100 electrons at
nominal bias settings).
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Figure 4.4: pALPIDEfs analog front-end schematics (symplified). The Cinj (160 aF) ca-
pacitor is used to test the front-end response as a function of the bias. This is done by
providing a voltage step through the VPULSE pin (driven by the digital part of the
front-end, see next section).
Figure 4.5: Simulated response of the analog front-end as a function of the collected charge.
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It is worth noting that the peaking time is in the range 1− 3 µs for almost all the input
charges shown in figure (0.5− 1.5 Qth) and the shaping time is below 4− 5 µs in all cases.
For input charges higher than the threshold charge, the clipping transistor M8 shortens
the response of the front-end, and can bring the peaking time much below 1 µs (purple
curve in figure) in case of very high input charges. The third branch provides a mechanism
to discriminate the analog output pix_out. Normally the M7 transistor is switched off.
A voltage pulse on pix_out high enough can bring the M7 transistor into conduction
and drive PIX_OUT_B low3. This happens when the current in this branch reaches the
saturation current of the M6 transistor for the selected VGS. Hence by adjusting the VGS of
transistor M6 it is possible to increase the threshold on the analog output of the front-end.
The digital part of the front-end
The rest of the front-end circuitry is digital and full custom. Figure 4.6 shows a schematic
view of this part. Three registers are implemented: a state register (SR-latch), a mask
register (D-latch) and a pulse register (D-latch). Few combinatorial gates allow these
registers to be addressed and set by the digital periphery.
The analog signal is fed into the digital part of the front-end through the PIX_OUT_B
node. This signal is put in coincidence with the STROBE_B signal driven by the dig-
ital periphery of the chip. Whenever the pixel is hit, the front-end reacts setting the
PIX_OUT_B signal low. If the STROBE_B signal is also asserted, the hit information
can be saved into the state register. The state register can also be reset by the digital
periphery via the PRST signal and the PIX_RESET signal.
The two other configuration registers can also be set by the digital periphery. Steering
simultaneously the CNFG_ROWSEL and CNFG_COLSEL signals causes the pulse or
mask register to be set depending on the state of the PIXCNFG_REGSEL signal. If this
signal is low, the state of the PIXCNFG_DATA line will be saved into the PULSE reg-
3The PIX_OUT_B signal is active low.
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Figure 4.6: Digital part of the pALPIDEfs front-end.
ister. In the opposite case, it will be saved into the MASK register.
The mask register allows the output of the state register to be masked in the case the
pixel is not working properly or it is noisy. The pulse register enables the possibility to
access single pixels to test the front-end response or to check if the state register can be
operated correctly. Based on this, two different pulse modes can be distinguished which
are briefly described in the following:
 Digital pulsing (PULSE_TYPE low). The state register can be stimulated at any
time by asserting the PULSE signal. The STATE signal must consequently be set
high if the state register is working properly and the pixel is not masked.
 Analog pulsing (PULSE_TYPE high). The assertion and deassertion of the PULSE
signal causes the injection of two test charges of opposite polarities into the 160 aF
test capacitor, which emulates the response of the collection diode to an incident
particle (charge collection and discharge due to leakage). The amount of charge
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injected into the test capacitor depends on the difference between the two voltage
levels VPLSE_HIGH and VPLSE_LOW.
4.2.3 Hit driven readout
The previous section showed that the output of each pixel (STATE) is a digital signal
which provides the hit/no-hit information only. It is clear that the pixel states cannot
be all routed to the digital periphery as there is not enough metal available for such
configuration. For this reason the readout of the hit pattern from the matrix has to be
organized somehow to reduce the number of channels through which the hit information
is transferred to the digital periphery. In the rolling shutter readout the pixel rows are
selected sequentially and the outputs of the selected pixels are propagated to the digital
periphery independently of their state. This scheme leads to a fixed matrix readout time
given by the product of the single row readout time to the number of rows. In the case
of low hit densities such scheme is not very efficient as most of the pixels are not hit. In
such cases a hit driven architecture encoding the hit pattern already at the matrix level
can help reduce the readout time.
Various approaches have been studied to the problem related to the readout of a hit
pattern from a pixel matrix. Some of them, like the orthopix development[21], allow
for very efficient data compression already at the matrix level, at the price, however,
of loss of information whose entity depends on the hit pattern. A different and more
conservative approach has instead been pursued in the development of the hit-driven
circuitry implemented in pALPIDEfs. In this sensor the matrix is not read by a single
circuit which provides the encoded hit pattern, but pixels belonging to adjacent columns
are connected to the same circuit, the AERD, which provides the address of the hit
pixels within that pair of column to which it is connected. A total of 512 identical and
independent AERD circuits is implemented inside pALPIDEfs that are driven by the
digital periphery. The following sections present the architecture of these circuits.
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The Address-Encoder Reset-Decoder
The AERD circuit is an asynchronous full-custom circuit, i.e. it is designed without em-
ploying standard cells. Its architecture, hierarchical and distributed over five layers, is
based on a combinatorial circuit (fig. 4.7) which consists of a FASTOR, a priority address
encoder and an one-hot reset decoder. At the lowest level of the hierarchy, 256 basic blocks
are connected to the outputs of the 1024 pixels of a double column.
Figure 4.7: Basic Block of the AERD circuit (Address-Encoder Reset-Decoder).
Each block communicates with four pixels. This number was chosen such that to
minimize simultaneously the number of routing channels and the amount of transistors
needed for the development. The basic block takes as input the SELECT signal generated
in the digital periphery of the chip and generates the following signals:
 VALID. This is generated by the FAST-OR logic and it is high if at least one of the
STATE signals is high.
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 ADDRESS[1:0]. Normally in high impedance, it is driven when the SELECT signal
is set. In such case it gives the priority encoded address of the STATE signals.
 RESET[3:0]. Each of these signals is the combinatorial AND of the SELECT signal
with one of the outputs of the one-hot reset decoder. The position of the hot bit in
this decoder coincides with the address provided by the priority encoder.
AERD Operation Figure 4.8 shows the readout phases of a symplified AERD (con-
taining two layers in place of five). A complete AERD takes as inputs the 1024 STATE
signals of the pixels of a double column and generates the 10-bit addresses of the hit pixels
in the following manner.
If at least one pixel is hit in a double column, the VALID signal is driven high. The digital
periphery then asserts the SELECT signal which is propagated to the hit pixel with the
lowest address (through the reset decoder in the various layers). This allows for power
saving as only the branch which leads to that pixel is activated. The forward propagation
of the SELECT signal to the pixel which corresponds to the lowest address activates the
generation and backward propagation to the digital periphery of its address. This is read
and registered in the digital periphery. Once the digital periphery has read the address
it deassertes the SELECT signal. The falling edge of this signal propagates to the state
register of the selected pixel which is reset. The address bus goes to high impedance. The
procedure is iterated till the addresses of all the hit pixels in that double columns are
read, i.e. till when the VALID signal is set low.
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Figure 4.8: Scheme that shows the various phases of the readout of a double column
through the AERD circuit. The AERD architecture is symplified and only two layers are
shown. Top-left (first phase): all VALID signals are low. Top-right (second phase): one or
more pixels are hit, VALID is set in the periphery. Bottom-left (third phase): the digital
periphery sets the SELECT signal which is propagated towards the pixel to be read. The
ADDRESS of the pixel is generated. Bottom-right (fourth phase): the SELECT signal is
deasserted and the state register of that pixel is reset.
In the present pALPIDEfs design, the AERDs are steered at the frequency of 10 MHz.
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In table 4.2 the main timing specifications of the full custom AERD are reported in the
best (1.98 V, 0°C), typical (1.8 V, 25°C) and worst corner (1.62V , 125°C) cases that
comprise parasitic extractions.
Path Fast (ns) Typical (ns) Slow (ns)
SELECT to ADDR[0] 11.6 14.8 22.4
SELECT to VALID 12.6 16.5 26.7
SELECT to RESET 3.9 4.6 9
STATE to VALID 3.2 3.9 5.6
Table 4.2: Timing specifications of the AERD circuit in the three corner cases (fast, typical
and slow) including parasitic extraction.
As it can be noticed the maximum propagation delay of the VALID signal from the
falling edge of the SELECT signal is 27 ns. This is the main reason the AERD cannot
be presently operated at main 40 MHz clock. However some variants of the circuit have
been studied after pALPIDEfs submission that could support a maximum frequency of
40 MHz.
4.2.4 The digital periphery
The digital periphery is positioned at the sensor edge and measures 1 mm× 3 cm. It
contains a total of 64 memories (32 16× 16 and 32 256× 16 DPRAM memories) and
78 configuration/status registers. All the 78 configuration registers and the less deep
memories are protected against SEU exploiting the Hamming code. A scheme of the
digital periphery is shown in figure 4.9.
It communicates with the off-detector electronics through 20 CMOS pads. On the core
side it interfaces to the bias block positioned below the active area (∼ 3000 pins) and to
the pixel matrix (∼ 6500 pins). A standard JTAG interface running at 10 MHz (clock
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Figure 4.9: Simplified diagram of the digital periphery of pALPIDEfs sensor.
TCK) is used to read or write to the registers and to access the memories for test purposes.
Moreover, the JTAG interface allows the in-pixel registers to be set to mask and/or pulse
the pixels. The rest of the digital circuitry inside the digital periphery operates at 40
MHz (clock CLK). The active area is seen from the digital periphery as 32 independent
active regions containing 16 double columns each. These are read by 32 blocks called region
readout units (RRU) where the hit data is buffered. A Top Readout Unit or TRU operates
the transmission of the hit data through a 8-bit wide data port which can accomodate a
bandwidth of 320 Mb/s. The next sections will provide an overview of the various parts
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of the digital periphery of the sensor.
The JTAG interface
The JTAG interface allows for general configuration of the sensor. It is a synchronous
slave interface with no boundary scan implemented inside. Transactions can be initiated
by an off-chip JTAG master which provides the TCK clock, the TMS control signal and
TDI input data line and receives configuration data from the chip through the TDO pad.
On the core side the interface communicates with the various digital blocks through a
16-bit wide address bus, 2 16-bit wide data buses (input and output) and a control signal
(LOAD) used to write to the addressed registers/memory locations.
During each JTAG transaction a 17-bit long string (instruction) is received first through
the TDI pad that contains the type of the transaction (read or write) and the address of
the destination register or memory location to be accessed. This is saved into a register
prior to be decoded for execution. In the case of read transactions the content of the
destination register is latched into an output shift register and sent back to the off-chip
interface through the serial output TDO. Instead, in case of write transactions a 16-bit
long string is received that contains the data to be loaded into the destination register.
It is worth noting that write and read operations via the JTAG interface imply clock
crossing between the TCK and CLK domains. For this reason during write transactions the
LOAD signal has to be properly synchonized in the CLK domain. For read transactions,
instead, no synchronisation is needed as the data latched into the TCK domain (output
of configuration registers) can be considered static.
The Region Readout Unit
Each RRU contains some configuration registers, two memories (16× 16 and 256× 16
DPRAMs) and the logic to steer 16 double columns of the active area (region). The latter
is performed in two phases: an integration phase and a readout phase. In the first phase
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the STROBE_B signal is asserted, propagated to the region and then deasserted. In the
second phase hits in the regions are read according to a hit-driven scheme by steering the
AERD circuits.
Two different procedures are implemented to read hits in each region which are briefly
described in the following.
Continuous integration mode In this mode the STROBE_B signal to the region is
kept continuously asserted. This allows hits to be saved at any time inside the in-pixel
registers. An external STROBE pulse (fig. 4.10) causes the STROBE_B signal to be
deasserted. This closes the integration phase. The readout of the region is started with a
programmable delay. Once the matrix is read the STROBE_B signal is reasserted.
Figure 4.10: Timing diagram of the continuous integration mode (readout mode A).
The busy of the chip is set high during the readout phase as the system is unable to
process any other STROBE pulse during that time interval.
Triggered integration mode In this mode the STROBE_B signal to the region is
initially deasserted. An external STROBE pulse (fig. 4.11) causes the STROBE_B signal
to be asserted for a fixed time. Then the STROBE_B signal is deasserted again and the
readout of the region starts with a fixed delay as in continuous integration mode. Once
the readout of the region is completed the sensor is ready to receive another STROBE
pulse.
In this mode the STROBE_B signal is kept asserted for a very short time (∼ 200 ns).
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Figure 4.11: Timing diagram of the triggered integration mode (readout mode B).
By properly adjusting the STROBE delay to the sensor, such that the integration phase
can be started close to the peaking time of the front-end, it is possible to minimize the
time duration of the integration phase and hence to reduce the fake hit rate.
Region readout
The readout of the region in the two modes is performed by the same circuit (fig. 4.12).
After the integration phase, each of the sixteen VALID signals provides the hit/no-hit
information of a double column inside the region. A combinatorial OR of these signals is
used to evaluate whether the readout of the region is to be started (OR is set) or skipped
(OR is not set). In the former case a priority encoder connected to the VALID signals
provides the address (4 bits) of the first hit double column. This is fed into a 16-bit wide
one-hot decoder which selects one double column at a time for readout. A 10 MHz square
wave is generated by a sequential circuit which is put in combinatorial AND with each of
the outputs of the one-hot decoder. These signals are the SELECT signals to the double
columns. In this way only one SELECT signal and hence one double column at a time
is steered. When the address of the hit pixels of that double column are read, its VALID
signal goes low. This causes the priority encoder in the RRU to generate the address of
the next hit double column. The procedure is iterated till the combinatorial OR of the
VALID signals goes low. Then the generation of the 10 MHz square wave is halted.
This readout scheme provides full identification of the hits inside the RRU, as for each
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Figure 4.12: Symplified scheme of the circuit that interfaces to a region (16 double
columns) of the matrix.
pixel address provided by a given double column the RRU priority encoder provides the
address of the double column where it was generated. The pixel address and the column
address are combined into a 16-bit word which is saved into the 256x16 memory (multi
event buffer). Once the readout of the double columns is terminated an header word (16
bits) is saved into the 16x16 memory (event info buffer). This word contains the address
of the RRU (5 bits) and the number of data words that were written in the multi-event
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buffer during the previous readout phase (event depth).
Data compression algorithm
A data compression algorithm is implemented inside each RRU (clustering in figure 4.12)
that can be enabled to reduce the bandwidth to the multi event buffer. If this is done,
during the readout of a double column, whenever two or more (up to 4) pixels with
consecutive addresses are found, a 2-bit counter is incremented. Thus the information
related to such a sequence of hit pixels can be encoded using 16 bits only. Indeed, fourteen
bits can be used to define the address (column address and pixel address) of the first hit
pixel of the sequence and the remaining two bits can be used to define the number of hit
pixels which follow the first.
Figure 4.13: Examples of four-pixel clusters which have different compression ratios (no
data compression, 50% and 75%).
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Figure 4.13 shows how addresses are assigned to pixels within the double columns.
Due to both timing and area optimisation inside the AERD circuits, pixel addresses do
not follow an ordering by column but pixels in the same double column are organised in
groups of four. Such a organisation of the pixel addresses causes the efficiency of the data
compression algorithm previously described to depend on the interaction point inside the
matrix. Taking the example of four-pixel clusters, three cases have to be distinguished:
 Case A: the cluster pixels belong to two different double columns and pixels belong-
ing to the same double column do not have consecutive addresses. In such case no
data compression can be operated (cluster encoded using 4 16-bit words).
 Case B: the cluster pixels belong to two different double columns but pixels be-
longing to the same double column have consecutive addresses. In such case data
compression can be operated with a 50% compression ratio (cluster encoded using
2 16-bit words).
 Case C: the cluster pixels belong to the same double column and have consecutive
addresses. In such case data compression can be operated with a 75% compression
ratio (cluster encoded using a 16-bit word).
since the three cases are equiprobable, the average compression ratio for four-pixel
clusters is about 40%.
The Top Readout Unit
The multi event buffers where hit data is written act as derandomizers decoupling the
matrix readout phase from the data transmission phase to reduce the dead time.
Since different regions may have different hit occupancies, the readout phase in the RRUs
may not be aligned in time. However, each time the readout phase is terminated inside a
RRU a header word is written into its event info buffer. When at least a header word is
108 CHAPTER 4. FULL SCALE SENSOR PROTOTYPES
written into each of the event info buffers, i.e. when at least a complete event is present
in the multi event buffers, the Top Readout Unit is started. This scans in sequence the 32
RRUs. In each RRU the header word is read first and the event depth is extracted. This is
used to read the correct number of words from the MEB. The header word and the 16-bit
data words read from the MEB are divided into two bytes and sent through the 8-bit
wide data port. Whenever a data byte is sent through this port, the EVT_VALID signal
is asserted. This allows the off-detector electronics to latch correctly the data from the
chip. Moreover, the system allows back pressure to the data flow by driving the READY
signal. This causes the EVT_VALID to go low with one clock cycle latency.
Considerations on the matrix readout time
Oppositely to rolling shutter readout, the readout time for pALPIDEfs depends on the
hit density per event, on the cluster multiplicity and on the readout time of each pixel.
Considering the hit density expected in the inner layers after LS2 (18.6 hit cm−2), which
corresponds to ∼ 2.5 hits per region and per event or to about 10 pixels per region and
per event (4-pixel clusters), the average readout time of the matrix is about 1 µs.
Considerations on the power consumption
The total power consumption of the sensor has three main contributions: the power con-
sumption of the front-end circuits, the power consumption of the AERD circuits and the
digital periphery power consumption. The first contribution is independent of the hit den-
sity and it is mainly due to the IBIAS current (20 nA). Since the supply voltage is 1.8V,
the power consumption of the 524288 front-end circuits is about 21 mW.
The power consumption of the AERD circuits depends on the average hit density, on
the cluster multiplicity and on the trigger rate. Assuming the previous values for the hit
density and cluster multiplicity and considering a trigger rate of 100 kHz, the total power
consumption of the 512 AERDs of the matrix is about 3 mW. This value was calculated
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assuming that the total energy consumed by an AERD circuit to read the address of a
hit pixel is 90 pJ (from analog simulations).
The digital periphery gives the biggest contribution to the sensor power consumption.
This is dynamic power consumption due to the switching of the clock tree and to the
internal power consumption of the memories. Both contributions are significant as no
low power techniques were adopted during the development (disabling of memories, clock
gating). An estimation of this contribution is provided by the formula:
PDVDD = fclkCdigV
2 (4.1)
where fclk is the main clock frequency (40 MHz), Cdig is the digital core dissipation
capacitance (1.9 nF, from simulations) and V is the supply voltage (1.8 V). Substituting
the respective values, the total power density of the digital periphery is ∼ 250 mW.
Hence, the total power consumption of the chip is below 300 mW which corresponds to a
power density below 70 mWcm−2.
Considerations on the dead time
There are two main sources of dead time in the system. The first is related to the depth
of the in-pixel buffers (state registers, depth 1) and the second is due to the limited band-
width of the 8-bit wide dataport. Each of these contributions can be estimated considering
the case events are written into the buffers according to a poissonian distribution with a
mean rate λ and read from the same buffer at a rate µ. Defining ρ = λ/µ 6= 1 and N the
buffer depth, the dead time is given by:
τ =
(1− ρ)ρN
1− ρN+1 (4.2)
In the first case ρ can be estimated considering that λ is equal to the trigger rate. The
parameter µ can be determined considering that:
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 The integration phase is few hundred ns (e.g. 600 ns)
 In each region 10 pixels are hit per event, and each of them is read in 100 ns
This gives an average processing time of the hit pattern of the matrix (integration and
readout) of 1.6 µs, or a mean processing rate of 1/1.6 µs so that ρ = 0.16. For a buffer
depth of 1, equation 4.2 gives a dead time of ∼ 14%.
The biggest source of dead time in this chip at a trigger rate of 100 kHz is the 8-bit
wide dataport (320 Mb/s). Indeed the data volume produced by the RRUs is 512 Mb/s,
considering the hit density of the inner layers after LS2, a cluster multiplicity of 4 pixels
and a trigger rate of 100 kHz. In this case ρ is equal to 1.6 and the corresponding dead
time for a buffer depth of 256 is given by the ratio:
τ =
(ρ− 1)
ρ
(4.3)
which gives a dead time of 38%. This sets the lower limit for the dead time of the
system. However it has to be remarked that the value of four for the cluster multiplicity
is rather conservative and the data compression that lowers the bandwidth to the MEBs
was not taken into account.
The dead time of the system can be significantly reduced by adopting faster data trans-
mission interfaces to the off-detector electronics, which calls for the employment of a high
speed serializer to limit the number of pads at the edge of the sensor and hence to mini-
mize the dead area. In the case the total bandwidth to the MEBs is equal to the output
bandwidth of the sensor the dead time introduced into the system would be of the order
of few percents even reducing by a factor 4 the depth of the MEBs. In such case the
main source of dead time would be the single event buffers (state registers) inside the
pixels. The adoption of multi event buffers inside the pixels would allow the readout of
the matrix to be decoupled from the integration phase. In such case the latch rate into
the pixel buffers would only be limited by the time duration of the integration phase (600
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ns) and ρ would be equal to 0.06. In the case of an in-pixel buffer as deep as 2 the dead
time would be brought to below 4 and it would become negligible for in-pixel buffers
deeper than 2.
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Chapter 5
Characterisation of full scale sensors
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5.1 Introduction
This chapter presents the architecture of the readout system that was designed to test
pALPIDEfs sensor. The first characterisation results on pALPIDEfs sensor obtained from
laboratory measurements are also presented.
5.2 pALPIDEfs Readout System
During 2014 a readout system was developed in Cagliari to characterise pALPIDEfs pro-
totype. It consists of a single DAQ card (size 12 cm× 10 cm) that interfaces directly to
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the pALPIDEfs carrier board (fig. 5.1 top) through a PCI Express connector.
The system exploits the USB 3.0 protocol to communicate with an external PC for con-
figuration and for raw data transmission. The USB connector is also used to power the
card. However, an additional 5V power connector was placed on it to provide additional
current strength in order to ensure proper electrical stability.
Five voltage levels are generated on the card using linear DC-DC converters: 1.2V, 3.3V
and four independent 1.8V voltage levels.
The core of the card is an FPGA in BGA package (EP4CE40F23C6N) containing 39600
logic elements and 328 I/O pins and configurable via JTAG interface or via EPROM.
Three voltage levels (1.2V, 1.8V and 3.3V) power the FPGA. The remaining three volt-
age levels are used to power the digital (VDDD), analog (VDDA) and PAD (VDD_IO)
domains of the sensor.
Six 8-bit ADCs are used to monitor the status of the three 1.8V voltages and correspond-
ing currents provided to the sensor.
All the layers of the USB 3.0 protocol are implemented inside a commercial device (Cy-
press FX3) which can communicate with the FPGA through a simple synchronous inter-
face based on a 32-bit bidirectional data bus, 3 control signals and a clock line (maximum
frequency 100 MHz). In the present scheme this interface runs at 80 MHz which allows
for a total bandwidth of about 320 MB/s (8 times the bandwidth of the dataport of the
sensor).
The test system for laboratory measurements is composed of a single DAQ card whose
main clock is provided by an onbard 40 MHz oscillator. The configuration used in beam
tests is different and consists in several DAQ cards each connected to a carrier board. In
this case the main clock is generated externally and provided to each card via a LEMO
connector to ensure proper synchronization of the system. Each card receives also a trigger
signal from an external TLU and has to provide its BUSY status.
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Figure 5.1: Pictures of pALPIDEfs RO system. Top: DAQ card connected to the sensor carrier card.
Bottom: Details of the DAQ card of pALPIDEfs RO system.
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The architecture of the test system (DAQ card plus sensor) is represented in figure 5.2.
The main 40 MHz clock is fed into the FPGA where a PLL is used to derive three other
clock signals: a 80 MHz clock to the FPGA modules, a 80 MHz clock to the FX3 and a
40 MHz clock to the sensor. The relative phase of the three clocks is kept zero such that
the FPGA modules are by definition synchronous with the sensor and the FX3 device.
The FX3 is seen from the FPGA as 4 slave FIFOs or endpoints. The first endpoint
(consumer FIFO) is written by the user and stores commands that have to be decoded
and executed by the FPGA. These can be read/write commands to physical registers or
commands that trigger the execution of other type of operations (JTAG transactions to
the sensor, ADC samplings, etc).
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Figure 5.2: Scheme of the pALPIDEfs readout system architecture.
Three other endpoints (A, B and C, producer FIFOs) are written by the FPGA and
store data coming from various parts of the readout system:
 Endpoint A. Used to send back to the PC the replies to read requests issued by the
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user.
 Endpoint B. Used as buffer of the raw data from the chip.
 Endpoint C. Used as buffer of the data from the ADCs that sample current/voltages
of the sensor.
In order to avoid damage to the system an auto shutoff mode of the linear converters
is implemented that switches off the power in case at least on of the currents to the sensor
exceeds a given user defined threshold. This is needed also to perform some measurements,
such as latch-up tests, during which the persistence of parasitic currents induced by high
energy deposition of the impinging particle may destroy the sensor.
5.3 Laboratory measurements
Besides digital functionality tests of the sensor, the readout system previously described
was used to perform the following characterisation measurements:
 Noise occupancy
 Temporal noise and threshold
 Time Over Threshold (TOT), maximum time over threshold and charge at maxi-
mum over threshold
The following sections describe the main results that were obtained during these mea-
surements. Each of the following measurements was performed covering the sensor to
shield it from the sunlight. All the noise, charge and threshold values are given in DAC
units. The conversion factor that gives the correspondence between DAC units and elec-
trons is not obtained with a calibration of the system, but exploting the pulse mechanism
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offered by the sensor. Since the pulsing capacitor is 160 aF, the charge injected into the
pixel when a voltage step ∆V is applied to that capacitor is given by:
Qinj[e
−] = Cinj ∆V =
1
1.6 10−19C
160 10−18F
1.8V
256
N[DAC] = 7.03 N[DAC] (5.1)
which gives the conversion factor 1 DAC ∼ 7 e−.
5.3.1 Noise occupancy measurements
Noise occupancy as a function of bias
The estimation of the noise occupancy, i.e. the rate at which noise produces a response of
the pixel front-end which exceeds the selected threshold (fake hit), is of great importance
as it strongly affects the tracking capabilities of a layered detector. If the noise occupancy
is significant, track fitting algorithms lose efficiency and/or resolution in the estimation
of the impact parameter.
In the case of pALPIDEfs sensor, the rate of fake hits was obtained according to the
following procedure:
 First, the fron-end bias is set (VCASN and ITHR, see chapter 4)
 A given number of triggers (N) is sent to the sensor in absence of any radioactive
source and keeping the width of the STROBE_B signal fixed (500 ns in this case)
 The total number of hits due to the noise is counted in each of the four sectors of
the sensor (N fhi , i = 1,..,4).
 The fake hit rate in a sector is obtained with the following:
Fi =
N fhi
NNpix
(5.2)
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where Npix is the number of pixels of that sector.
Since this measurement depends on the threshold it is typically performed for various
VCASN and ITHR combinations, to see how the bias of the front-end affects the noise
occupancy.
Fig. 5.3 shows the noise occupancy for each pALPIDEfs sector expressed in fake hits
per event and per pixel as a function of VCASN (range 46-60) and ITHR (range 40-60).
The plots were obtained after pre-masking a total of 26 noisy pixels which were selected
according to the procedure:
 First, the sensor bias is set to default (VCASN = 57, ITHR = 51)
 The sensor is triggered N times
 The distribution of fake hits for those pixels that have at least 1 fake hit is computed
and mean and RMS values of the distributions are extracted
 The pixels that have a number of fake hits higher than 1 sigma with respect to the
mean value of the distribution are defined as noisy pixels
At the default bias (VCASN = 57 DAC units and ITHR = 51 DAC units) all the sectors
exhibit fake hit rates below of 10−5 hits evt−1 pix−1. Sector 1 exhibits the lowest noise
occupancy (4.3 10−8 hits evt−1 pix−1) and sector 2 exhibits the highest noise occupancy
(1.06 10−6 hits evt−1 pix−1). The noise occupancy is seen to be strongly dependent on the
bias of the chip and increases significantly with increasing VCASN. The noise occupancy
also increases with decreasing ITHR.
In general the noise occupancy is strongly determined by few noisy pixels with very high
fake hit rates. The same measurement was indeed repeated without pre-masking pixels
and this resulted in an increase by two orders of magnitude of the noise occupancy in sector
1 (1.74 10−6 hits evt−1 pix−1) and by a factor 7 in sectors 2 (7.5 10−6 hits evt−1 pix−1).
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Figure 5.3: Noise occupancy of the four pALPIDEfs sectors as a function of the bias.
Top-left: Sector 0 (double columns 0-127). Top-right: Sector 1 (double columns 128-255).
Bottom-left: Sector 2 (double columns 256-383). Bottom right: Sector 3 (double columns
384-511).
However, even without pre-masking noisy pixels, the noise occupancy is one order of
magnitude below the ALICE ITS requirements in all sectors.
Noise occupancy as a function of STROBE_B width
Figure 5.4 shows the trend of the noise occupancy as a function of STROBE_B width
for the four different sectors of pALPIDEfs at the default bias. Due to a variation of the
temperature the noise occupancies at 500 ns do not coincide with the values given in the
previous section.
Above 25 ns the noise occupancy increases linearly with increasing STROBE_B width,
signalling that the frequency of fake hits is constant and depends only on the pixel type.
The curves also exhibit a strange effect for very low STROBE_B width (25 ns). The noise
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occupancy at 50 ns is not twice the noise occupancy at 25 ns. The offset of these curves
can be interpreted in the following way: at any time in each sector there is a fraction of
pixels in the matrix whose front-ends exceed the corresponding threshold.
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Figure 5.4: Noise occupancy of the four pALPIDEfs sectors as a function of STROBE_B
length at default bias.
5.3.2 Temporal noise and threshold measurements
The temporal noise of the pixels cannot be measured directly as the pixels provide binary
output only. In order to estimate the noise of a given pixel, the analog pulse mechanism
can be exploited according to the following procedure:
 First, the bias of the sensor is set to default
 A given test charge is injected N times into the selected pixel (Qinj)
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 The ratio (hit ratio) between the number of times the pixel was fired and the total
number of charge injections is estimated
this procedure is iterated varying the injected charge in a given range (e.g. 0-100 DAC
units, 0-700 electrons). Figure 5.5 shows the hit ratio for a single pixel (black dotted line).
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Figure 5.5: Example of fit of the hit ratio vs injected charge with the error function.
By fitting this curve with the error function (red curve, fig. 5.5) it is possibile to extract
two parameters:
 Noise of the pixel. It is the RMS value of the derivative of the fit function
 Threshold of the pixel. It is that value of the injected charge for which the hit ratio
is equal to 0.5
Due to pixel to pixel variations the threshold and noise values are different for different
pixels. In order to have a good estimate of the temporal noise and threshold of the sectors
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the previous procedure has to be repeated on different pixels and noise and threshold
distribution have to be computed.
Figure 5.6 shows the temporal noise distribution of the four sectors of pALPIDEfs sensor.
A summary table of the mean and RMS values in electrons of these distributions is given
in table 5.1.
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Figure 5.6: Noise distributions of the four pALPIDEfs sectors at the default bias expressed
in DAC units.
The noise values obtained (mean and RMS) are as expected. Sector 2 shows the lowest
noise and noise spread. Sector 0 shows the highest noise and noise spread. Though this
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Sector noise mean [e−] noise RMS [e−]
0 10.5 1.6
1 8.82 1.55
2 4.99 0.97
3 7.53 1.24
Table 5.1: Summary table of mean and RMS values of the noise of pALPIDEfs sectors.
seems to be in contrast with respect to the results obtained in noise occupancy measure-
ments, high levels of noise are not necessarily correlated to high noise occupancies. As
explained before the noise occupancy is determined by few pixels with very high noise
(noise much higher than the mean). In order to perform noise measurements only a small
number of pixels (∼ 800 in each sector) is selected. Such groups of pixels may not contain
faulty pixels and even if they would contain them the noise distributions would not be
altered significantly.
Figure 5.7 left shows the trend of the threshold (in DAC units) of a single pALPIDEfs
pixel (Sector 0) as a function of VCASN (range 48-66 DAC units) and ITHR (range 42-60
DAC units).
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Figure 5.7: Left: Threshold of a single pixel as a function of the bias. Right: Threshold
distribution for various pixels of the matrix.
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The picture shows that the pixel behaves as expected. Indeed the threshold has to
increase with increasing ITHR (faster feedback mechanism, see chapter 4) and it has
to decrease with increasing VCASN (VGS of VCASN transistor increases, see chapter
4). Figure 5.7 right shows the threshold spread for 3195 pixels of pALPIDEfs matrix.
The mean value of the distribution is 168 e− which is in good agreement with analog
simulations. However the threshold spread is relevant (18.5 e−, 5 e− simulation values).
Figure 5.8 and 5.9 show the threshold distribution of the four pALPIDEfs sectors. Sectors
2 and 3 have different mean values, and sector 2 has the lowest threshold spread (14 e−).
The plots suggest that there is a correlation between threshold spread and noise in each
sector, though it is not possible to fully understand the reason of the discrepancy between
simulations and measurements.
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Figure 5.8: Threshold distributions of sector 0 and 1.
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Figure 5.9: Threshold distributions of sector 2 and 3.
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5.3.3 Time Over Threshold Measurements
Time over threshold measurements are used to determine the pulse shape of the analog
front-end. Unfortunately in the case of pALPIDEfs it is not possible to fully reconstruct
the shape of the front-end response but only to measure the pulse length or the shaping
time as a function of the injected charge at a given bias. This is due to the fact that the
in-pixel discriminator based on the current source IDB does not allow to discriminate the
front-end output at any height but only a narrow range can be explored.
The time over threshold measurements have been performed according to the following
procedure:
 First, the bias of the sensor is set to default
 The STROBE_B width is set to 500 ns
 A given test charge is selected
 A delay between the injection of the test charge into the pixels and the assertion of
the STROBE_B signal is selected
 The test charge is injected N times in a given pixel and the hit ratio is computed
by varying the delay pulse-STROBE_B one can obtain the hit ratio as a funtion of that
delay for a given input charge at the default bias. By repeating this set of measurements
for different test charges it is possible to obtain the plots represented in figure 5.10. The
red region (hit ratio = 1) is the region in which there is an overlap between the output
of the front-end and the STROBE_B signal. Then the hit ratio decreases to zero. For
each test charge the delay pulse-STROBE_B that corresponds to a hit ratio equal to 0.5
is defined as the Time Over Threshold for that test charge. The diagram for pALPIDEfs
shows that the time over threshold increases to reach a maximum (Maximum time over
threshold).
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Figure 5.10: Plots of Time Over Threshold (TOT) for four different pixels at the default
bias.
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This is due to the clipping mechanism that limits the front-end response for high
input charges. Figure 5.11 left shows the distribution of maximum time over threshold
for different pALPIDEfs pixels (1024). The mean of the distribution is 9.68 µs which is a
factor 2 above the expected (5 µs, see chapter 4). Furthermore the spread of the maximum
time over thershold is significant. Figure 5.11 right shows the distribution of the charge
at the maximum time over threshold for the same pixels. This distribution also shows
a significant spread. Both effects are due to significant pixel to pixel variations in the
response of the front end to the injected charge. Figure 5.10 shows pixels with different
response as a function of the injected charge. The clipping mechanism seems to intervene
at different points (different injected charge) and to limit pulse shape in different ways in
different pixels.
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Figure 5.11: Distribution of maximum time over threshold (left) and distribution of charge
at maximum threshold (right). Both the distributions are obtained at the default bias.
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Chapter 6
Conclusions
After the LHC Long Shutdown 2 (in 2018-2019), the Pb-Pb interaction rate at ALICE will
progressively increase to eventually reach the value of 50 kHz. This will offer the possibil-
ity to perform high precision measurements which are needed in order to characterise the
QGP. Such measurements are, however, statistically limited or not even possible with the
present experimental set up. For this reason, an upgrade strategy for several ALICE de-
tectors is being pursued. In particular, it is foreseen to replace the Inner Tracking System
(ITS) by a new detector with improved tracking and readout rate capabilities. This new
detector will have a barrel geometry consisting of seven layers of pixel sensors, which will
have to satisfy the material budget and radiation hardness requirements for the upgrade.
The state of the art Monolithic Active Pixel Sensors (MAPS) can satisfy the stringent
requirement on material budget for the new ITS provided that the power density does
not exceed the requirement of 100 mWcm−2.
The TowerJazz 0.18 µm imaging sensor technology was selected for the ITS upgrade as it
offers the possibility of a deep p-well beneath the PMOS n-wells and different low resistiv-
ity starting materials. The former avoids charge collection competion between the diode
n-wells and the PMOS n-wells which enables complex and compact readout circuitry to
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be implemented inside the active area. The latter allows for higher Q/C ratios via lower
input capacitance. Moreover this technology provides a very thin gate oxide which can
limit surface damage making it suitable for use inside the ALICE experiment.
Intensive R&D has been carried out in the last four years on MAPS in the framework
of the ALICE ITS upgrade. Various small scale demonstrators have been developed and
successfully tested exploting X-ray sources and beams of particles. The MIMOSA-32 and
MIMOSA-32ter prototypes, developed in the TowerJazz 0.18 µm imaging sensor technol-
ogy, showed very good performance in terms of Equivalent Noise Charge (∼ 20 e−) and
Charge Collection Efficiency (above 97% for all the tested structures). They also showed
that the presence of a deep p-well beneath the front-end circuitry does not affect the
sensor performance. Furthermore, the MIMOSA-32 prototype showed satisfactory perfor-
mance in charge particle detection during the beam tests carried out in March and June
2013. The signal to noise ratio was above 30 for all the tested structures and the detection
efficiency was above 98% up to a threshold-to-noise ratio of about 14.
Besides small scale prototypes, full scale (15 mm× 30 mm) demonstrators have also been
developed employing a novel hit driven readout based on in-matrix zero suppression cir-
cuits (AERD). A first full scale prototype (pALPIDEfs) was developed in 2013 that is
characterised by a very low integration time (few ∼ µs due to its AC sensitive front-
end), a very low matrix readout time (∼ 1 µs at the average hit density of the inner
layers after LS2 due to the hit driven architecture) and a very low power consumption
(around 70 mW cm−2). The pALPIDEfs sensor has demonstrated to be a very attractive
option for employment in the new ITS detector as its performance cannot be reached by
prototypes based on the more traditional rolling shutter readout designed in the same
technology. For this reason R&D on pALPIDEfs prototypes has continued with the aim
to further optimise the sensor performace especially in terms of dead time and to study
solutions to other system integration aspects.
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